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Abstract
As energy is one of the prime factors for the economic growth, it is vital to sustain a modern
economic and social development. Nowadays, the increase in energy demand and climate
change problems are global issues. Renewable energy and energy efficiency offer solutions
for reducing green house gas emissions and providing the requested energy to billions of
consumers. The oil prices of traditional power plants are uncertain and can cause economic
crisis that can last for decades in this industrialised world. The answer for this can be in
part represented by a clean energy production through windmills, solar power panels and
micro hydro power plants. Renewable and efficiency energy technologies allows providing
electricity that is low-carbon, clean, safe, reliable and independent on fuel prices. In this paper
a simulation of an hydro power plan is analysed showing how a production control could
vary for example depending on factors that have zero impact in the fossil fuel demand and
consumption.
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1
Introduction
Nowadays there are many concerns about how the earth can continue to bear an increasing
number of people leading the energy demand to higher levels and causing serious harm to the
planet. In fact the energy that everyone needs can not only be taken from food and beverage
since there are other daily necessities such as commuting by car or by public transport,
charging smartphones and so on. Over these last 20 years, technology had done enormous
steps both improving our lives and developing energy saving goods. However, all the amount
of troubles that affect our ecosystem (sea level rising, ice caps melting, greenhouse effect
and more) have to be dealt with. A first step could be to further enhance the efficiency and
diffusion of cleaner electricity generation processes. In this report a small hydropower system
will be examined showing how a small primary source can be employed in delivering power to
the grid. Although this is a zero greenhouse gases emission technology, we need a supply of
constant (or slightly variable) water for having the chance to implement this project. Where
such type of primary source is not available, other types of energy are exploited such as
solar radiation and wind force. In this project the small hydro turbine is simulated thanks to
a DC motor directly coupled through common shaft, to the induction machine rotor. The
asynchronous machine working thus as a generator, transform the mechanical input power
into electrical power. Afterwards the electrical output is rectified and a DC/AC inverter is
used for interfacing the right voltage and frequency between the generator and the grid. The
project involve testing the asynchronous machine in order to gather necessary information
about its components and characteristics. MATLAB/SIMULINK has been used for carry
out simulations so as to acquire suitable and reliable control. Figure 1.1 offers a schematic
overview about the project here studied.
generator 3 phase 3 phase AC/DC
converter DC link
1 phase DC/AC
converter
1 phase grid
P
P P
Figure 1.1: Electrical overview of the project
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CHAPTER 1. INTRODUCTION
the generator feeds the three phase line with electrical power P (figure 1.1) passing through a
three phase rectification where DC values are obtained. Afterwards, a DC/AC single phase
inverter is implemented so the output can be injected to the single phase household power line.
The reason of all these power conversions can be justified by the decoupling acquired between
induction generator and grid which guarantees a constant RMS voltage V and frequency f
operation. If the decoupling has not been done the situation would be as described in the
subsection 2.2.1.
1.1 Project organization
To begin with, many reports, books and lecture notes has been consulted in order to explain in
the best way possible the various characteristics of the induction machine and what processes
we are involved in. The report continues with verifying induction machine theory thanks
to MATLAB/SIMULINK models. The first schemes deal with motor parameters and the
generator behaviour such as magnetizing curve, speed-torque graph and self excitation process
which involves calculating the proper size of the capacitors in order to supply the required
magnetizing current to the machine (section 2.3). Having carried out the digital trials, a
real asynchronous machine is employed for comparing real trends with the simulated ones
beforehand collecting data stored in chapter 4. All those data has been stored at the end of
this report. Finally a control method of the system is designed focusing on delivering the same
amount of power to the single phase grid in case of variable mechanical power input (chapter
6 and chapter 7). Such control is laid out because real variations of input power given by
water usually happen and thus it is essential to deal with them and have a constant electric
power output.
2
2
Induction machine
An induction machine (asynchronous machine) is an electric motor in which the electric
current in the rotor needed to produce torque is obtained by electromagnetic induction from
the magnetic field of the stator winding. An induction machine can therefore be made without
electrical connections to the rotor (figure 2.1). The stator windings consist of insulated wire
copper coils fixed into slots properly shaped onto the stator iron which is formed by thin
sheets of steel in order to lessen eddy currents. There are many types of induction machines
that differ to each other by rotor characteristic; the most commons are:
wound rotor It is the only induction machine which has windings both in the stator and in
the rotor. Because of this and all the aftermaths that such system has (greater quantity
of raw material and complex realization, wider and more reliable control level needed) it
is the most expensive and the less employed in the micro hydro power systems. On the
other hand, it plays an important role as for its use as DFIM (Doubly Fed Induction
Machine) where the use of brushes ensure electrical power supply to the rotor windings.
squirrel cage It is the most common and has a simpler theory behind its employment.
The rotor consists of a few alluminium bars that are short-circuited at each end by
alluminium rings.
double squirrel cage It has two independent cages on the rotor. Bars of high resistance
and low reactance are placed in the outer cage, and bars of low resistance and high
reactance are placed in the inner cage. The outer cage has high XR ratio whereas the
inner cage has low XR . This affects the starting torque which will be larger in comparison
with the other types of rotors.
The treatise in this chapter will consider the machine working as a motor unless otherwise
specified.
2.1 Equivalent circuit
The equivalent single phase circuit of a three phase squirrel cage induction machine is depicted
in figure 2.2 and in 2.3. It shows the various parameters of the machine such as its Ohmic
losses and also other losses modeled by inductors and resistors. The copper losses are occurred
in the windings so the winding resistance is taken into account. In addition, the windings has
a dissipative inductance for which there is a voltage drop due to inductive reactance. Figure
2.2 shows the equivalent circuit considering stator and rotor as two physically different parties
like in the reality. However, the equivalent single phase scheme of figure 2.3 is far more used,
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Figure 2.1: Exploded view of an asynchronous machine
Vph
R1 X1
V ′1 V ′2
X2 R2
R2
1−s
s
Figure 2.2: Mutual coupling beetwen stator and rotor
where there are rotor resistance R12, rotor reactance X12 and R12 1−ss with referred to the
stator windings follow the relation
R12 = R2 · t2 X12 = X2 · t2 (2.1.1)
where
t = V
′
1
V ′2
(2.1.2)
in figures 2.2 and 2.3 the labels stand for:
• Vph phase voltage supplied to the terminals;
• R1 stator winding resistance;
Vph
R1 X1
Xm Rm
X12 R12
R12
1−s
s
~I12
Figure 2.3: Equivalent single phase circuit
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Vph RmXm
X1 X12 R1 R12
R12
1−s
s
~I12
Figure 2.4: Semplified single phase equivalent scheme
• X1 stator winding reactance;
• Xm magnetizing reactance which represents the flux linked beetwen stator and rotor;
• Rm core losses;
• V ′1 back electromagnetic force at the stator;
• V ′2 back electromagnetic force at the rotor;
• X2 rotor winding inductance;
• R2 rotor winding resistance;
• R2 1−ss resistance that represents the power required by the load;
• R12 rotor resistance reffered to stator windings;
• X12 rotor reactance reffered to stator windings;
• s slip factor well known thanks to the 2.3.4;
• R = R1 +R12 the equivalent resistance;
• X = X1 +X12 the equivalent reactance.
Since the stator losses have a negligible value (especially for higher rated power than this
report face) the stator branch could be moved inside the shunt impedance in order to work
with a simpler interpretation of the induction machine as 2.4 depicts.
In the circuit of figure 2.4 we can take into account these following considerations:
1. when the rotor speed nr is equal to the synchronous speed n0
s = 0 =⇒ R12 1− s
s
=∞ (2.1.3)
this means that there is a small current value only in the shunt branch of figure 2.4 (Im).
This condition is only theoretically possible since there would always be mechanical
losses which yield to have a rotor speed below n0. However, this assumption is generally
feasible during no load tests since air friction and bear ring would slightly affect nr
(figure 2.9);
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Figure 2.5: Generic speed-torque characteristic of the induction machine
2. in the case of nr = 0
s = 1 =⇒ R12 1− s
s
= 0 (2.1.4)
we obtain the evaluation of the shortcircuit losses since there is no load attached offering
an electrical continuity in the circuit (figure 3.2);
3. Between these two brinks the slip factor varies moving the induction machine to different
operation states
R12
1− s
s
6= 0 =⇒ Pm = 3R12 1− s
s
I212 = Tωr = T
2pinr
60 (2.1.5)
where Pm is the mechanical power delivered by the shaft to the load having neglected
mechanical power losses such as drag and friction. A generic characteristic can be seen
in figure 2.5 where various regions are distinguished according to the s value.
2.2 Induction generator
When the rotor speed nr is greater than the synchronous speed n0 the machine works as a
generator (figure 2.5). This can be obtained thanks to a prime mover which delivers mechanical
power Pm to the generator shaft. After the electrical conversion, thanks to the magnetic
coupling between rotor and stator, electrical power is delivered to the output terminals (figure
2.6). Consequently, we must have a mechanical input power Pm higher than Pel, oppositely
at when we consider the induction motor operation. Stable regions are marked in purple in
figure 2.5.
nr > n0 =⇒ s = n0 − nr
n0
< 0 (2.2.1)
Pm = Tωr = T
2pinr
60 > Pel = 3VphI1 cosϕ (2.2.2)
where ϕ is the phase between Vph and I1. This type of electric machine accepts variable and
constant loads, starts either loaded or without load and is capable of continuos or intermittent
operation. The squirrel cage rotor can be specifically designed to work with wind or hydro
turbines, in other words with a larger slip factor, with more convenient deformation in the
torque curve, winding sized to support higher saturation current, increased number of poles.
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Vph RmXm
X1 X12 R1 R12
R12
1−s
s
PmPel
~I12~I1
~Im
Figure 2.6: Induction generator equivalent scheme
Xc
α Rm
RL
αXL
αXm
X1 +X12 R1 +R12
R12
1−s
s
Vph
~I12~I1
~Im
Figure 2.7: Equivalent semplified scheme of SEIG with bank of capacitor delivering power to the load
2.2.1 Standalone induction generator
A bank of capacitor is connected for supplying the reactive power Qflux required to create
magnetic flux inside the generator (figure 2.8a). As a result, the system is named SEIG (Self
Excited Induction Generator). With the electric load attached and thus with the standalone
system on, the voltage Vphase and the frequency f depend entirely on the rotor speed nr and
on the circuital characteristics such as reactance X and resistance R. Assuming α as the ratio
between the real frequency in steady state conditions and the desired frequency, the equivalent
scheme is illustrated in figure 2.7. In order to know what the delivered power to the load
is, we first must know the magnetizing curve (at no load) and by this, we can calculate the
proper value of capacitance needed in the excitation process.
2.3 Self excitation process
This process is primarily used to build up a voltage at the generator terminals. All starts from
the residual magnetism in the iron, that produces a small voltage. Consequently a capacitive
current (delayed current) appears and produces an increased voltage that provokes a higher
increase of the capacitive current, and so on, until the iron saturation of the magnetic field
(figure 2.8b). The magnetizing curve is costumarily represented either by a polynomial or non
linear expression as
Lm = a0 + a1Vph + a2V 2ph + a3V 3ph + a4V 4ph (2.3.1)
Xm = ωexcLm =
Vph
Im
= k1ek2I
2
m + k3 (2.3.2)
7
CHAPTER 2. INDUCTION MACHINE
~Im
~Im
~Im
Vline
(a) process at no load
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(b) graph building
Figure 2.8: Self excitation
without the residual magnetism the induction generator cannot produce self excitation. It
is important to emphasize that is very difficult to lose residual magnetism completely; a
minimum value always remains. In the case of complete loss, there are four commonly used
techniques for recovering it:
• make the machine rotate at no load and a high speed until the residual magnetism is
recomposed;
• use a battery to cause a current surge in one of the machine windings;
• maintain a charged high-capacity capacitor to cause a current surge as in the previous
method;
• use a rectifier fed from the network to substitute for the battery in the second method.
A way for obtaining a more coherent magnetizing curve with the frequency-dependent nature
of the induction motor parameters is to use a secondary machine coupled to its shaft. With
this, a constant rotation is always guaranteed during the test. For operation as a standalone
generator, it should be connected to a three-phase bank of capacitor in delta-connection so
as to use the lowest capacitance for economical benefit. The capacitive reactance will be a
straight line whose slope is
Xc =
1
ωexcC
= 12pifexc
(2.3.3)
where:
• ωexc angular frequency in rads ;
• fexc frequency measured in Hertz.
2.3.1 Calculation of the capacitance level
First of all, it is essential to know the value of the magnetizing reactance of the induction
machine. Thus a no load motor test is carried out. The equivalent single phase scheme (figure
2.3) can be approximate to (figure 2.9) since
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Vph RmXm
X = X1 +X12 R = R1 +R12
Figure 2.9: No load test equivalent scheme
Vph Xm
(a) Final circuitry in no
load test
Vph XmXc
~Q
(b) Self excited generator test
Figure 2.10: Semplified no load test equivalent schemes
n = 1500rpm =⇒ s = n0 − nr
n0
' 0 (2.3.4)
where:
• n0 synchronous speed;
• nr rotor speed.
A further step is to neglect resistance Rm since is always verified that Xm << Rm. Eventually
the overall equivalent circuitry is reduced as depicted in figure 2.10a.
The task is to apply a capacitance which can guarantee the required inductive reactive power
Qflux for build up the desired voltage at the generator terminals (figure 2.10b).
2.3.2 Trial generator model
Typing the saturation parameters in Simulink (figure 2.11b), for the preset model used in this
project, onto the induction generator window and afterward doing no load test, we obtain
Xc =
Vph
Im
= Vl√
3Im
= 415√
3 · 2 = 120Ω (2.3.5)
Cλ =
1
ωXc
= 12pifXc
= 12pi50 · 120 = 26.5µF (2.3.6)
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(a) Characteristics intersection
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(b) Saturation parameters
Ifield[A] Vline[V ]
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2.0 415.7
2.5 450.3
3.4 480
Figure 2.11: Magnetizing curve parameters and capacitance slope set in the trial model
knowing that Cλ = 3C∆ the level of capacitance required in order to have Vl = 415V is
C∆ =
Cλ
3 =
26.5
3 = 8.83µF (2.3.7)
thanks to these computations the figure 2.11a is obtained. A delta connection for the capaci-
tance is usually applied since there is a cost reduction due to lower level of capacitance needed
(2.3.7) in order to reach the output voltage Vline. However, in this project we assume a wye
connection between the C bank and the induction machine so as to have the conveniency to
simplify the model to an equivalent single phase scheme for future calculations.
As we notice from figure 2.11a having Cλ < C2 < C3, the terminal voltage can be determined
thanks to the size of the capacitors connected when the machine rotates at constant speed.
We conclude that the greater is the capacitance value the higher is the voltage.
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Induction machine laboratory tests
We now focus the attention to the different tests carried out in the laboratory machine in
order to acquire a full knowledge of the theoretical approach explained in chapter 2. It has to
be said that we have used delta connection for the machine windings and thus all the treatise
is refered to delta equivalent circuits.
3.1 No load test
The circuit is illustrated in figure 3.1 where the movement of stator resistance R1 and stator
reactance X1 behind the magnetised impedance Zm = Xm//Rm is allowed. This does slightly
affect the values of the equivalent parameters obtained being narrowly away from what they are
supposed to. Despite this, it is often considered a correct approach. Because of the proximity
with the synchronous speed and since there is no load attached, the equation 2.3.4 can be
taken as true leading to figure 2.9. During the test the measures in table 3.1 have been taken
Vline[V ] Iline[A] P [W ] Q[V AR] S[V A] cos(ϕ) n[RPM ]
220 2.85 178 1072 1088 0.16 1499
Table 3.1: Noted values during the no load test
the phase angle (angle between Vph and ~Iph) is derived from the power factor cos(ϕ)
ϕ = arccos(cos(ϕ)) = arccos(0.16) = 1.41rad → ϕ = 80.79◦ (3.1.1)
the impedance can be shown thanks to figure 3.1 where
~zm =
Vph
~Iph
= Vline
~Iline√
3
= 2201.67 −80◦ = 22.87 + 129.74Ω (3.1.2)
as a verification of Rm and Xm the powers P and Q are exploited. Indeed
Rm = 3
V 2ph
P
= 3220
2
178 = 815.73Ω (3.1.3)
Xm = 3
V 2ph
Q
= 3 220
2
1072 = 135.45Ω (3.1.4)
having thus verified the 3.1.3 and 3.1.4, the impedance at no load becomes
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Vph RmXm
Figure 3.1: No load test equivalent circuit
Vlocked RmXm
X1 X12 R1 R12
~I12~I1
~Im
Figure 3.2: Equivalent scheme for locked rotor test
~zmtheory = Rm//Xm =
Rm · Xm
Rm + Xm
= 815.73 · 135.45815.73 + 135.45 = 21.89 + 131.82Ω ' ~zm (3.1.5)
3.2 Locked rotor test
This evaluates the remaining impedance of the equivalent scheme depicted in figure 2.4 where,
thanks to 3.1.3 and 3.1.4, we can calculate the current ~I12 and the short circuit impedance
~zss. It has to be said that the rated current is reached with a small voltage (Vlocked) because
of the fact that the rotor is not able to rotate. As a consequence
s = 1→ R12 1− s
s
= 0 (3.2.1)
and the equivalent circuit becomes as shown in figure 3.2. The values captured from the power
analyser, voltmeter, ammeter are gathered in table 3.2. Like the previous no load treatise, the
phase angle is now equal to
ϕ = arccos(cos(ϕ)) = arccos(0.67) = 0.83rad → ϕ = 47.93◦ (3.2.2)
the all impedance of the circuit in figure 3.2 can be calculated
~z = Vlocked
~Iline√
3
= 58.92.86 −47.93◦ = 13.8 + 15.28Ω (3.2.3)
we can remove, thanks to the 3.1.5, the magnetised impedance in order to obtain a close-to-
reality level about the short circuit impedance ~zss. Proceeding forward
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Vlocked[V ] Iline[A] P [W ] Q[V AR] S[V A] cos(ϕ) n[RPM ]
58.9 4.96 341.8 373.5 506.3 0.67 1499
Table 3.2: Noted values during the locked rotor test
Figure 3.3: DC machine present in the lab and employed in the project as prime mover
~z = ~zm · ~zss
~zm + ~zss
→ ~zss = − ~z · ~zm
~z − ~zm (3.2.4)
which gives
~zss = − (13.8 + 15.28)(22.87 + 129.74)(13.8 + 15.28)− (22.87 + 129.74) = 17.43 + 15.94Ω (3.2.5)
as a verification of the values R and X shown altogether in 3.2.5, thanks to the power read
on the various measurement instruments over the test
P = I2lineR = I2line(R1 +R12) → R =
P
I2line
= 341.84.962 = 13.89Ω (3.2.6)
Q = I2lineX = I2line = (X1 +X12) → X =
Q
I2line
= 373.54.962 = 15.18Ω (3.2.7)
that are more similar to the components calculated in 3.2.3. This incompatibility with ~zss in
3.2.5 can be caused by the level of voltage reached in the locked rotor test that varies the
level of the magnetizing inductive reactance as we can see in the saturation curve built in
figure 2.11a. As a result the values in 3.1.3 and 3.1.4 cannot be considered valid in the locked
rotor test here undertook. Therefore it is more reliable to work with 3.2.3 instead of carry out
all the treatise with the aid of 3.2.5.
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armVarm
A
Vfield
Ifield
Figure 3.4: Equivalent scheme for a generic DC machine
3.3 Magnetising curve
Dragging the induction machine at the synchronous speed of 1500RPM with the aid of a DC
machine (whose plaque is depicted in figure 3.3) along with varying the terminal voltage of
the IM, yields to have a dependence between Vline and Iline that does not comply the linear
behaviour as someone would think. This is due to the saturation curve intrinsically present in
the machinery. First of all, as a refresh, a DC machine works with 2 DC windings respectively
laid onto the stator (armature winding) and the other onto the rotor (field winding). We can
have three different methods in regards to the field current supply:
• parallel excitation where the field and armature windings are under the same voltage
leading in Varm = Vfield = Vdc;
• series excitation in which the same current pours into the field winding as well as in the
armature winding obtaining Ifield = Iarm = Idc;
• independent excitation all of the 2 systems has its own supply (figure 3.4).
Using the armature variable DC voltage source (set at 189V in figure 3.4) and injecting
the right amount of field current (0.7A), the synchronous speed is quickly obtained. As a
consequence, we can vary the voltage means of the induction machine. All the measurements
of Vline and Iline are mingled in table 3.5a. The resulting graph is built in figure 3.5b. We
can see the typical pace of a V (I) characteristic where the kneel starts to appear around
Vline ' 150V detouring the trend from the straight line present until such value. During the
test, also measures above the rated voltage of 220V has been taken and the final current has
a value that is over the half rated current (equal to 8A). This has been done in order to have
a complete description for this specific machine.
3.4 Speed-Torque characteristic
Many values has been logged over the speed-torque characteristic test because they give an
idea of what the asynchronous machine requirements are in terms of power and current while
it works both as a motor and as a generator. The test is carried out maintaining a constant
value of Vline = 220V and in the meantime setting Varm and Ifield such that the synchronous
speed of 1500RPM is achieved along with a zero torque production. Afterwards, the real
test can start varying the level of load applied to the IM thanks to the common drive shaft
between it and the DC machinery. A change in Iarm (obtained varying Varm) leads into a load
affecting the rotor speed and consequently the induction machine mechanical power output.
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(a) Excitation values logged
during the test
Vline[V ] Iline[A]
25.4 0.26
49.5 0.46
75 0.71
99.7 0.94
125.3 1.24
149.7 1.53
175.5 1.89
199.8 2.31
225.2 3.02
240.6 3.63
251 4.21
(b) Scope of the saturation curve
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Figure 3.5: Magnetising curve construction
T n Vline Iline P Q S cos(ϕ) Iarm
[Nm] [RPM ] [V ] [A] [W ] [V AR] [V A] [A]
0 1500 220 2.82 221 1046 1068 0.28 0.5
0.35 1492 220 2.83 212 1059 1076 0.2 0.1
2.5 1470 220 3.03 562.6 1010 1157 0.48 1.7
3.35 1462 220 3.2 700 997 1223 0.57 2.2
4.15 1453 221 3.45 832.6 1024 1319 0.63 3
4.65 1446 220.6 3.6 923 1021 1375 0.67 3.15
5 1442 220.3 3.7 985.2 1017 1415 0.7 3.45
5.59 1435 220.2 3.91 1090 1021 1490 0.73 3.8
6.09 1428 220 4.1 1183 1021 1563 0.76 4.1
6.60 1420 220.5 4.3 1285 1034 1649 0.78 4.6
7.07 1413 220.9 4.5 1363 1048 1715 0.79 4.9
Table 3.3: Values of motor speed-torque characteristic
All the measurements are reported in table 3.3 and in 3.4, whereas the complete speed-torque
characteristic is shown in figure 3.6. The RMS values cannot be negative but here we change
its sign automatically when we talk about Iline in the generator operation. It is also verified a
higher peak for the IM torque when it runs as a generator; the explanation is given by the
equation 4.3.5. Commenting the figure 3.6, we do not have a proper shape of the characteristic
near the synchronous speed. This is down to the losses always present in the machine that are
not negligible while the machine runs at n ' n0 consuming a remarkable part of the active
power flow. Indeed, examining what happens in the first dotted point in the generator region
we have according to table 3.4, a positive demand of power since the generated power at this
conditions is not enough even for covering the Joule losses. The same thing happens in the
motor characteristic. We can not see the complete characteristic as in figure 2.5 because we
end up in the unstable region.
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T n Vline Iline P Q S cos(ϕ)
[Nm] [RPM ] [V ] [A] [W ] [V AR] [V A]
-0.47 1500 220.7 2.85 100 1088 1093 0.09
-2.20 1515 221.5 -3 -168 1135 1152 0.14
-3.37 1525 221.4 -3.2 -319 1205 1244 0.26
-4.34 1533 220.3 -3.5 -476 1251 1337 0.35
-5.5 1547 220.9 -3.83 -621 1324 1459 0.42
-6.4 1549 220.8 -4.12 -735.1 1399 1580 0.47
-7.15 1555 221 -4.36 -823 1443 1676 0.5
-7.9 1563 220.4 -4.6 -920.6 1483 1745 0.52
-8.52 1568 220.7 -4.8 -996.1 1547 1829 0.54
-9.16 1572 220.8 -5.1 -1082 1616 1940 0.55
Table 3.4: Values of generator speed-torque characteristic
1,420 1,440 1,460 1,480 1,500 1,520 1,540 1,560 1,580 1,600
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Figure 3.6: Complete speed-torque characteristic
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n1 = 1400RPM
n2 = 1500RPM
n3 = 1600RPM
Figure 3.7: Generic saturation dependence on rotor speed
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CλCλ
R
R
R
~Iph
~Iph
~Iph
Figure 3.8: Circuit in the SEIG. both the Cλ and load are star connected
(a) With star connection windings
Vdc
Idc
1
2Idc
(b) With delta connection windings
Vdc
Idc
2
3Idc
Figure 3.9: DC Flash poles connections available
3.5 Self Excited Induction Generator
The test is carried out dragging the IM over the synchronous speed as well as connecting a
bank of capacitors in parallel to the circuit. We keep to use the DC machine for giving to
the Self Excited Generator the required speed and we waive the grid means for reaching the
desired voltage thanks to the reactive power coming from the capacitance. It has to be said
that all the test is carried out with a star capacitor connection. Consequently we have Cλ as
a capacitance value and the circuitry adopted is shown in figure 3.8. In this part, the level
of capacitance is equal to 30µF and the aim is to see how the power drawn into the load
changes maintaining the n constant and varying Pload thanks to the variable resistor.
3.5.1 Residual magnetism and flash poles
Before the test starts, we have to assure that there is residual magnetism in the induction
generator windings. If it is not so (simply verified by running the self excited process without
having an increase in voltage means), flash poles has to be realised. One of the methods for
obtaining these flash poles is represented by feeding the asynchronous machine with a DC
current in all the three phases regardless whether there is the same amount of current in each
phase. Possible circuits (depending on the windings connection) are illustrated in figure 3.9.
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T Pshaft Vline Iline Pel Qel S cos(ϕ)
[Nm] [W ] [V ] [A] [W ] [V AR] [V A]
1.94 315 264 0 0.7 / / /
3.34 548 254.8 0.536 -235.7 -5.5 236 1
4.6 750 245.1 1.045 -442.7 -13 442.1 1
5.63 920 234 1.523 -615.6 -19.2 617.5 1
6.6 1080 220 2.04 -778 -23 776 1
7.2 1174 200 2.5 -876.8 -24 874.9 1
(a) Values for n1 = 1560RPM
T Pshaft Vline Iline Pel Qel S cos(ϕ)
[Nm] [W ] [V ] [A] [W ] [V AR] [V A]
1.82 296 257 0 0.7 / / /
3.18 512 249 0.52 -224 -5.2 224 1
4.36 700 239.6 1.007 -417.3 -21 418.3 1
5.44 872 228.8 1.483 -586 -18 586.5 1
6.38 1023 214.9 1.983 -737 -23 737 1
6.66 1073.8 184.9 2.5 -798 -21.8 800 1
(b) Values for n2 = 1540RPM
T Pshaft Vline Iline Pel Qel S cos(ϕ)
[Nm] [W ] [V ] [A] [W ] [V AR] [V A]
1.7 266.7 248 0 0.7 / / /
2.98 470 240 0.5 -209.8 -4.7 209.8 1
4.13 654 230.5 1.01 -393.5 -11 394.4 1
5.3 841 217.7 1.542 -583 -17.8 581.8 1
6.08 960 200.5 2.03 -705 -20.6 704.8 1
6.1 961 178.3 2.3 -714 -19.4 715.1 1
(c) Values for n3 = 1510RPM
Table 3.5: Values collected during the test carried out at three different speeds
3.5.2 VI generator characteristic
We run the generator with three different rotor speeds above the synchronous one of 1500RPM
just for simulating the behaviour in the grid even though it is a micro island operation, deliv-
ering the produced electric power Pel straightaway to the variable resistor load. Respectively
the speed adopted are n1 = 1560RPM , n2 = 1540RPM , n3 = 1510RPM . All the values are
collected in table 3.5a, 3.5b, 3.5c and the RMS current value is now left positive even though
the direction of the current is from the generator to the load. It is seen that the more Pel is
asked by the load, the more voltage drop we will have. The speed of the generator affects the
maximum output power achieved and even the overall performance: indeed, if the maximum
demanded power conditions are examined for the all three operations
ηa =
|Pelmaxa |
Pshaftmaxa
= 876.81174 = 74.68% (3.5.1)
ηb =
|Pelmaxb |
Pshaftmaxb
= 7981073.8 = 74.3% (3.5.2)
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Figure 3.10: Table 3.5 graphically
ηc =
|Pelmaxc |
Pshaftmaxc
= 714961 = 74.2% (3.5.3)
this is down to the stator and rotor resistance of the generator that, since R1 and R12 are
subject to higher currents (moving from test a to test c) their resistance value increase due to
the temperature growth that naturally appears as a consequence of the current flow. Another
value that depends on the speed with which the test is done, is represented by the line voltage
Vline: in fact, the test at 1560RPM (table 3.5a) starts with the highest voltage rate for then
decrease by greater steps during the following 6 measurements. In test b (table 3.5b) and c
(table 3.5c) the initial voltages are far less than what are in the first speed value attempt.
This is due to the different magnetising curve encountered for every speed taken into account
(figure 3.7). The higher is the speed, the greater the values of voltages reached by the machine
are. The graph in figure 3.10 shows the different paces of Vline − Iline characteristics that are
obtain in regards to the different speeds adopted. As depicted in figure 3.10 the trends follow
a linear relationship up to values of current about 2A. Afterwards the linearity is lost since
the unstable generator operation (figure 2.5) begins to appear.
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4
Real and linear machine behaviour
This chapter will treat what the main differences between a linear behaviour and a machine
with saturation can be. A comparison then between the simulate linear behaviour (thanks to
the MATLAB/SIMULINK environment) and the real one taken in the laboratory regarding
the real machine described in chapter 3 will be shown. We consider in this chapter the machine
working as a motor unless otherwise specified.
4.1 Magnetizing curve
For the knowledge of the induction machine values the most common means can be summarised
in:
1. no load characteristic/magnetizing curve;
2. self excitation process;
3. speed-torque characteristic.
The model adopted is illustrated in figure 4.1 and it is formed by 2 induction motor blocks
that represent a linear behaviour (upper model) and a real one with the presence of saturation
(lower model). After having collected the several data needed for the graphic representation
in a script file, different paces can be built as shown in figure 4.2. As it was explained in
section 2.3, the magnetizing curve or saturation curve determines the terminal voltage for a
given magnetizing current through the windings. It is necessary to obtain accurate knowledge
about the magnetizing curve of an induction machine so that the magnetizing inductance can
be updated according to different flux references for either efficiency optimization or field
weakening control (not treated in this report). As previously cited, there are two trends to be
studied and collected namely induction machine linear behaviour and in saturation operation.
The detailed values of Iphase and the Vline steps are collected in table 4.1a. The figure 4.2
shows how the values collected create a different slope after a specific voltage Vline ' 220V . It
is worth citing that in the entire report the preset model n◦ = 15 has been used composed by
preset values equal to:
• nominal power 5.4HP = 4kW ;
• nominal voltage 400V ;
• nominal frequence 50Hz;
• nominal speed 1430RPM .
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Figure 4.1: SIMULINK Model exploited for simulations
Vline linear Iphase saturated Iphase
[V ] [A] [A]
8.66 0 0
86.6 1.1 1.1
138.5 1.45 1.61
190.525 1.97 2.13
220 2.27 2.5
294.4 3.04 4.21
346.4 3.57 5.28
398.4 4.11 6.36
450.3 4.65 7.5
(a) Magnetising curve
speed torque
[RPM ] [Nm]
1318 59
1336 55
1360 50
1375 45
1391 40
1431 26.7
1450 19
1474 10
1498 0
(b) Speed-torque charac-
teristic
Table 4.1: Values detected for the knowledge of the induction machine
In addition the box "Simulate saturation" has to be ticked and the proper saturation parameters
to be typed which correspond to the values of the red line in figure 4.2. The values gathered
in table 4.1 and figure 4.2 have been reported in proportion to what found in the saturation
curve in section 3.3. The real data could not be added to the preset model due to the different
nominal rates.
4.2 Self excitation process
The rate of the excitation capacitance needed in order to work at Vline = 220V with no load is
Xexc =
Vline
Iphase
= 2202.5 = 88Ω (4.2.1)
C∆ =
1
2pi50 ·Xexc =
1
2pi50 · 88 = 3.61 · 10
−5F = 36.1µF (4.2.2)
Cλ = 3C∆ = 3 · 3.61 · 10−5 = 10.83 · 10−5F = 108.3µF (4.2.3)
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Figure 4.2: Different magnetizing curves
Figure 4.3: Magnetising and capacitive characteristics crossing
Although in figure 4.3 there are multiple crossing points before when it is due because of a
none perfect saturation curve, it is demonstrated the effectiveness of 4.2.2. In fact
Vline = XexcIphase =
1
2pifC∆
Iphase =
1
2pi50 · 3.61 · 10−5 2.5 ' 220V (4.2.4)
a zoom is given by figure 4.4.
4.3 Speed-Torque characteristic
A torque-speed curve shows how a motor torque varies along with different conditions of load.
All the values are collected in detail in table 4.1b. Only the part of the motor region has been
here studied, but the generator characteristic is almost symmetrical containing a higher peak
negative torque magnitude due to the fact that it is a function of the stator resistance. Indeed,
if we examine the equivalent scheme in figure 2.4, an equivalent expression of the torque can
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Figure 4.4: Magnetizing and capacitive characteristics crossing in detail
be
T = 3 R12
s · ω0 I
2
12 =
R12
s · ω0
Vph
2
(R1 + R12s )2 +X2
= Vph
2
ω0 · Z( Z·sR12 + R12s·Z + 2R1Z )
(4.3.1)
where
Z2 = R21 +X2 (4.3.2)
we know that the maximum torque is reached when dTds = 0 that brings to
s = R12
Z
= sM (4.3.3)
we can then write for the motor
T = Vph
2
2 · ω0 · Z(1 + R1Z )
= TM (4.3.4)
and for the generator
T ′ = − Vph
2
2 · ω0 · Z(1− R1Z )
= Tm (4.3.5)
the motor characteristic is shown in figure 4.5 in which we can assume that
Tm ' 18Nm (4.3.6)
4.3.1 Performance
In the condition of maximum torque required, the power drawn to the motor by the grid is
Pmech = TM · ωM = TM 2pinTM60 = 18
2pi · 1320
60 = 2488.1W (4.3.7)
as for the current coming out from the 3 phase electrical source we have
Iˆph = 13.5A→ Iph = Iˆph√2 =
13.5√
2
= 9.54A (4.3.8)
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Figure 4.5: Speed-Torque motor characteristic
meanwhile the power factor is given by
tan(ϕ) = Q3ph
P3ph
= 16003278 = 0.488→ ϕ = arctan(0.488) = 26.01
◦ (4.3.9)
having a Vph = 127V we can verify the P3ph and Q3ph
P3ph = 3VphIph cos(ϕ) = 3 · 127 · 9.54 cos(26.01◦) = 3266.6W (4.3.10)
Q3ph = 3VphIph sin(ϕ) = 3 · 127 · 9.54 sin(26.01◦) = 1593.9V AR (4.3.11)
consequently the performance of the induction machine is
η = Pmech
P3ph
= 2488.143266.6 = 76.18% (4.3.12)
which means that
Ploss = P3ph − Pmech = 3266.6− 2488.14 = 778.5W (4.3.13)
is dissipated into the stator resistance Rstat and in the rotor resistance Rrot: indeed if we
examine the stator losses we have
PRstat = 3Rstat · I2ph = 3 · 1.405 · 9.542 = 383.6W (4.3.14)
taking into account the absence of a 3 phase system in the rotor squirrel cage
PRrot = 3Rrot · (Iphrot)2 = 3 · 1.395 ·
(12.9√
2
)2
= 348.2W (4.3.15)
that gives
PR = PRstat + PRrot = 383.6 + 348.2 = 731.8W (4.3.16)
and an error equivalent to
ε = |∆P |
Ploss
= |Ploss − PR|
Ploss
= 778.5− 731.8778.5 = 6% (4.3.17)
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s θe Ipha Iphb Iphc ϕa ϕb ϕc
1 0 0 0 0 0 0 0
Table 4.2: Initial condition quantities
s θe Ipha Iphb Iphc ϕa ϕb ϕc
0 0 1 1 1 0 120 240
Table 4.3: Initial conditions for the generator
4.3.2 Waveforms
Figure 4.6a shows that the pace of phase a of the stator current in the saturated machine
is, from the beginning to 0.4s, affected by a transient behaviour moving from the initial
conditions to steady state values. This initial transient affects all the other quantities such
as rotor speed, active and reactive power, magnetising inductance and so on as depicted in
figure 4.6. All this is down to the initial conditions of the "induction machine" block made by
8 values and collected in table 4.2 which respectively mean:
1. slip s that corresponds to 1 and consequently leads to a starting rotor speed of 0RPM ;
2. bias θe is the electrical angle equal to θe = pθm where p is equal to pole pairs (must be
inserted in deg);
3. Ipha, Iphb, Iphc magnitudes of equivalent 3-phase rotor currents;
4. ϕa, ϕb, ϕc phase angles of equivalent 3-phase rotor currents (must be inserted in deg).
as a result, if we modify these initial conditions (table 4.2) shrinking the gap between
steady state and starting quantities, a smaller transient time will be achieved. The 3-phase
programmable voltage source is not affected by any transient since it imposes the voltage the
model works with. Finally different initial conditions for the generator have to be set, in fact
we need the IM running since the model, working as a generator has to have a prime mover.
Furthermore this is an ideal machine which does not model remnant flux in the iron core.
This is required to develop a back electro magnetic force. We replicate this by establishing a
d/q axis flux via initial conditions. The initial conditions must then include an initial stator
current, for example 1A. So table 4.2 is modified reaching table 4.3.
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(a) Stator current Ipha
(b) Active power delivered by the grid
(c) Rotor speed
Figure 4.6: Scopes regarding the induction motor with saturation
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5
Induction machine of the AC/DC/AC control
We will introduce the induction machine block used for the close loop schemes illustrated in
the chapters ahead. This will play an important role since we take this machine as the model
for setting and creating the future control. First of all, as described in section 4.1, the major
characteristics of the IM has to be found.
5.1 Magnetizing curve
The model is equal with what depicted in figure 4.1 except for the fact that saturation
parameters as well as Vph has been changed once and for all. Having carried out numerous
trials and collected all the data with different Vph as gathered in table 5.1, the figure 5.1 shows
what the magnetising curves are for both linear and real behaviour. At the first glimpse, we
notice something theoretically impossible which is the fact that the alleged real behaviour
reaches higher voltages than the linear machine as for constant current values. This can be
considered acceptable in our case since we do not have any real correspondence with a physical
induction generator and we want only to have a system in which our future control can work
properly. If a real situation is faced, the saturation values will be widely changed.
5.2 Self excitation process
The right level of capacitance for the self excitation process has to be found: we know that for
Vlinetoline = 400V → Iphase = 1.8A (5.2.1)
and the excitation reactance is equal to
Xexc =
Vlinetoline
Iphase
= 4001.8 = 222Ω (5.2.2)
finding an excitation capacitance that corresponds to
C∆ =
1
2pi50Xexc
= 12pi50 · 222 = 1.434 · 10
−5F = 14.34µF (5.2.3)
Cλ = 3C∆ = 3 · 1.434 · 10−5 = 4.315 · 10−5F = 43.15µF (5.2.4)
lower than what we found in 4.2.2 and 4.2.3 even though a higher voltage is reached. This
is due to the saturation pace this machine has which surges up to ' 300V and slowly rise
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Vline linear Iphase saturated Iphase
[V ] [A] [A]
8.66 0 0
86.6 1.01 0.32
138.5 1.46 0.61
190.525 1.97 0.74
220 2.27 0.81
294.4 3.04 1.09
346.4 3.57 1.37
398.4 4.11 1.8
450.3 4.65 2.54
(a) Magnetising curve
speed torque
[RPM ] [Nm]
1330 60
1349 55
1368 50
1380 42
1399 40
1436 26.7
1450 19
1477 10
1490 0
(b) Speed-torque
Table 5.1: Values detected of the IM for the complete control architecture
Figure 5.1: Comparison of the magnetising curves of the new "induction machine" block
Figure 5.2: Clear intersection between capacitive reactance and saturation curve
30
5.3. SPEED-TORQUE CHARACTERISTIC
Figure 5.3: Speed-Torque characteristic
afterwards. Other intermediate intersections between the two paces do not happen, in contrast
with the previous model as shown in figure 4.3.
5.3 Speed-Torque characteristic
A greater maximum torque TM is reached (table 5.1b) thanks to a higher Vline which has
been set at 400V instead of the previous 220V . Various running has been processed and the
characteristic in figure 5.3 obtained.
5.3.1 Performance
Running a simulation with the maximum torque of 60Nm gives a rotor speed equal to
1330RPM and a mechanical output power as great as
Pmech = TMωM = TM
2pinM
60 = 60
2pi1330
60 = 8356.63W = 8.356kW (5.3.1)
meanwhile the phase current is
Iˆph = 23A → Iph = Iˆph√2 =
23√
2
= 16.26A (5.3.2)
whereas the input active power in the model (thanks to the 3-phase programmable source) is
P3ph = 3VphIph cos(ϕ) = 3 · 230 · 16.26 cos(26◦) = 10083W = 10.083kW (5.3.3)
as a result the performance is
η = Pmech
P3ph
= 8356.6310083 = 82.88% (5.3.4)
since the power losses are
Ploss = P3ph − Pmech = 10083− 8356 = 1727W = 1.727kW (5.3.5)
that corresponds to the sum of PRstat and PRrot where
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PRstat = 3RstatI2ph = 3 · 1.405 · 16.262 = 1114.4W (5.3.6)
and knowing
Iˆphrot = 22.6A → Iphrot =
Iˆphrot√
2
= 22.6√
2
= 15.98A (5.3.7)
brings to have
PRrot = 3RrotI2ph = 3 · 1.395 · 15.982 = 1068W (5.3.8)
PR = PRstat + PRrot = 1114.4 + 1068 = 2182.4W (5.3.9)
It emerges that there is some disparity between the two allegedly same values of Ploss and PR
even though not so great and equal to a error ε about
ε = |∆P |
Ploss
= |Ploss − PR|
Ploss
= 2182− 17272182 ' 20% (5.3.10)
the causes of this error growth, from what we have calculated in 4.3.17 up to the value in
5.3.10 could be explained by the rising of the additional losses Padd related to friction, windage
and stray-load losses.1
1any leakage flux that intercepts nearby conductive materials such as the motor support structure will give
rise to eddy currents and be converted to heat. There are also radiative losses due to the oscillating magnetic
field but these are usually small.
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Steady state power control
This chapter will explain how the DC/AC inverter controls the delivered power thanks to
sensing the DC voltage of the DC bus Vdc, and the power factor ϕ between the voltage Vgrid
and current Igrid succeeding to inject only real power Pgrid and maintaining reactive power
Qgrid equal to zero. Further controlling methods will be studied afterwards.
6.1 Classic power flow control
Although the theory assumes a three phase line grid, it is also correct to implement it in
a single phase network. Assuming that the grid can be summarized by a plain inductance
(figure 6.1) the mathematical steps are as follow
~Igrid =
~Vinv − ~Vgrid
X
(6.1.1)
~Igrid =
Vinv δ
X 90◦ −
Vgrid 0◦
X 90◦ (6.1.2)
~Igrid =
Vinv δ − 90◦
X
− Vgrid −90
◦
X
(6.1.3)
~Igrid
∗ = Vinv 90
◦ − δ
X
− Vgrid 90
◦
X
(6.1.4)
so the overall power is
Sgrid = ~Vgrid · ~Igrid∗ = Vgrid · ~Igrid∗ = Vgrid · Vinv 90
◦ − δ
X
− V
2
grid 90◦
X
(6.1.5)
Pgrid = <(S) = Vgrid · Vinv
X
cos(90◦ − δ) = Vgrid · Vinv
X
sin(δ) (6.1.6)
It is drawn to conclusion that with phase dislocation δ we are able to control the delivered
active power Pgrid (figure 6.3b). Thanks to the trigonometric function sin a linear relationship
between ϕ and Pgrid can be exploited up to 30◦ (figure 6.2). As for reactive power the condition
of Qgrid = 0 is reached when
Qgrid = =(S) = Vgrid · Vinv
X
sin(90◦ − δ)− V
2
grid
X
= Vgrid · Vinv
X
cos(δ)− V
2
grid
X
= 0 (6.1.7)
Vgrid · Vinv
X
cos(δ) =
V 2grid
X
=⇒ Vinv cos(δ) = Vgrid (6.1.8)
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Lgrid
~Vinv ~Vgrid
1 phase DC/AC
converter
~Igrid
DC link
Figure 6.1: Representation of single phase grid passing through converter
As a consequence we have to control the amplitude of the modulation index ma in order to
vary Vinv (figure 6.3c) since the angle δ is associated with the real power Pgrid. A phasor
representation is shown in figure 6.3. An example of this control could be represented when the
DC voltage Vdc increases in value because of additional real power coming from the renewable
source (Vinv increases). Consequently the grid current Igrid grows changing its phase with Vgrid
(from figure 6.3d to figure 6.3b). At this point the inverter control must adjust δ moving to δ′
(figure 6.3b) as well as the modulation index ma in order to work with cosϕ = 1 condition
(figure 6.3c) ending up to figure 6.3d where V ′inv > Vinv along with δ′ > δ. Mutually, the
opposite pattern is done in case of a mechanical input power decrease. The overall control
relies on 2 closed loops for the separate regulation of δ and ma governed by conventional PI
regulators:
LOOP 1 capacitor voltage error (with respect to a reference value) used to generate the
angle δ between the inverter measurement Vinv and grid voltage Vgrid;
LOOP 2 power factor error (with respect to cosϕ = 1 or directly using ϕ = 0) used to
generate the modulation index ma for the control of the inverter voltage amplitude Vinv.
It is recommended to provide a value related to a reference condition in order to speed up
the convergence for both δ and ma, which are respectively δ0 and ma0. Furthermore, proper
limits for the PI regulators has to be taken into account since δ may vary between 0◦ and 30◦
(for maintaining the linear relationship shown in figure 6.2) and ma between 0 and 1.
6.1.1 Drawbacks
The major drawback of this control can be summarised in having a coupling between δ and
ma which does not allow to obtain two independent close loops from each other as the 6.1.6
and 6.1.7 show. In fact, Vinv affects the equation 6.1.6 and contemporarily plays a major role
in deciding how much reactive power Qgrid can circulate according to 6.1.7. There is even
the problem of the time constants to take into account down to the transfer function that we
obtain.
6.2 Decoupling of the system
A solution can be represented by working in the grid dq reference frame rotating at synchronous
speed of 50Hz. Assuming a negligible R (as done previously) and watching the figure 6.3a
V dgrid = Vgrid V
q
grid = 0 (6.2.1)
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pi
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sin δ
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Figure 6.2: Linear relationship of sin δ
Pgrid = VgridIgrid cos(ϕ) = Vgrid
Vinv sin(δ)
X
= VgridV
q
inv
X
(6.2.2)
Qgrid = VgridIgrid sin(ϕ) = Vgrid
Vinv cos(δ)− Vgrid
X
= Vgrid
V dinv − Vgrid
X
(6.2.3)
As we can see the decoupling lets only V qinv commands the real power Pgrid while Qgrid is
entirely dependent on V dinv. The transformation from a stationary frame to a rotational one
with pulsation equal to ω = 2pi50 = 314, 15 rads yields to see the phasor diagram in still position
instead of rotating at ω speed. In addition, since this is a mere single phase system we just
need to consider the same angles used in the treatise beforehand without using the 3 phase
transformation as represented in 6.2.4 derived by Clarke and Park transform
Tabc→dq0 =
 cos(θdq) cos(θdq − 23pi) cos(θdq − 43pi)− sin(θdq) − sin(θdq − 23pi) − sin(θdq − 43pi)1
2
1
2
1
2
 (6.2.4)
6.2.1 Clarke transform derivation
Considering a balanced three phase system as the figure 6.4 shows, we want to obtain the real
and imaginary part of it. Considering a generic vector ~g(t) we introduce the concept of spatial
vector as follow
~g(t) = 23(ga(t) + gb(t) 120
◦ + gc(t) 240◦) = g(t) γ(t) (6.2.5)
in which ga(t), gb(t), gc(t) are projections respectively of ~ga(t), ~gb(t), ~gc(t) onto the real axis α
(figure 6.4). As a consquence gα(t) is equal to
gα(t) = <[ ~g(t)] = 23(ga(t) + gb(t) cos(120
◦) + gc(t) cos(240◦))
= 23(ga(t)−
1
2gb(t)−
1
2gc(t))
(6.2.6)
considering a balanced system in which, by definition, the zero sequence is none
ga(t) + gb(t) + gc(t)
3 = 0→ ga(t) = −gb(t)− gc(t) (6.2.7)
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(a) Generic uncontrolled system
Vinv
XIgrid
Vgrid
Igrid
d
q
V dinv
V qinv
ϕ
δ
(b) δ Control only
Vinv
XIgrid
XI ′′grid
XI ′grid
Vgrid
Igrid
I ′grid
I ′′gridV ′′inv
V ′inv
d
q
ϕ′
ϕ
ϕ′′
δ
δ′
δ′′
(c) Modulation index ma control only
Vinv
XIgrid
Vgrid
IgridI
′
grid
V ′inv
XI ′grid
V ′′inv
XI ′′grid
I ′′grid
d
q
ϕ
ϕ′
δ
(d) Overall control
Vinv
XIgrid
XI ′′grid
XI ′grid
Vgrid
Igrid
I ′grid
I ′′gridV ′′inv V ′inv
d
q
δ
δ′
δ′′
Figure 6.3: From uncontrolled to controlled system
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β
α = aaxis
~ga(t)
~gb(t)
~gc(t)
ga(t) = gα(t)gc(t) gb(t)
baxis
caxis
120◦
240◦
Figure 6.4: ga(t), gb(t), gc(t) From the vectors ~ga(t), ~gb(t) and ~gc(t)
the 6.2.6 becomes
gα(t) =
2
3(ga(t) +
1
2(−gb(t)− gc(t))) =
2
3(ga(t) +
1
2(ga(t))) = ga(t) (6.2.8)
so the real part of vector in the aaxis corresponds to the real part of our spatial vector as
depicted in figure 6.4. Regarding the imaginary part, assuming β as the name of  axis
gβ(t) =
2
3(ga(t) + gb(t) sin(120
◦) + gc(t) sin(240◦))
= 23(ga(t) sin(0
◦) +
√
3
2 gb(t)−
√
3
2 gc(t))
= 23(0 +
√
3
2 gb(t)−
√
3
2 gc(t))
(6.2.9)
furthermore even the zero sequence has to be taken into account in order to have a complete
representation of the Clarke transform as the 6.2.13 shows.
g0(t) =
2
3(
1
2ga(t) +
1
2gb(t) +
1
2gc(t)) (6.2.10)
the entire transformation can be summarised bygα(t)gβ(t)
g0(t)
 = 23
1 −
1
2 −12
0
√
3
2 −
√
3
21
2
1
2
1
2

ga(t)gb(t)
gc(t)
 (6.2.11)
with a fast representation as
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gαβ0(t) = Tabc→αβ0gabc(t) (6.2.12)
where
Tabc→αβ0 =
2
3
1 −
1
2 −12
0
√
3
2 −
√
3
21
2
1
2
1
2
 (6.2.13)
is the Clarke matrix and
Tαβ0→abc =
 1 0 1−12 √32 1
−12 −
√
3
2 1
 (6.2.14)
is the inverse.
6.2.2 Park transform derivation
The Park transform is based on the concept of the dot product and projections of vectors
onto other vectors. Assuming two vectors d and q as the axes of the new reference frame, and
the well known vector ~g(t), thanks to the graph in 6.5 we obtain
~gαβ = g γdq + θdq = ~gdq θdq → ~gdq = ~gαβ −θdq (6.2.15)
where
~gαβ = gα + gβ = g γαβ (6.2.16)
is the representation in the stationary frame α− β. On the other hand
~gdq = gd + gq = g γdq (6.2.17)
is pinned as the rotational representation. It has to be highlighted that the figure 6.5 is only
an istantaneous position of d− q axes in respect to α− β. As a consequence the dependence
on time for magnitude as well as for phase can be omitted and the equations 6.2.15, 6.2.16,
6.2.17 are obvious. The 6.2.15 can also be written as a matrix relationship splitting the real
and imaginary part(
gd
gq
)
=
(
cos(θdq) sin(θdq)
− sin(θdq) cos(θdq)
)(
gα
gβ
)
= Tαβ→dq
(
gα
gβ
)
(6.2.18)
since the determinant in Tαβ→dq = 1 and cos2(θdq) + sin2(θdq) = 1 the inverse of 6.2.18
corresponds to its transpose yielding to
T−1dq→αβ =
(
cos(θdq) − sin(θdq)
sin(θdq) cos(θdq)
)
(6.2.19)
broadening the study into a 3D system we obtain
Tdq0→αβ0 =
cos(θdq) − sin(θdq) 0sin(θdq) cos(θdq) 0
0 0 1
 (6.2.20)
with the inverse matrix equal to
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β
α
d
q
~g(t)
gα
gβ
gd
gq
θdq
γdq
ω
Figure 6.5: Rotational vector and different frames
Tαβ0→dq0 =
 cos(θdq) sin(θdq) 0− sin(θdq) cos(θdq) 0
0 0 1
 (6.2.21)
finally it is clear that 6.2.4 can be calculated by the product between 6.2.13 and 6.2.21.
6.2.3 Model control
Exploiting the equations 6.2.2 and 6.2.3 we obtain the voltage references in dq frame since we
initially have P ∗grid = 4000W and Q∗grid = 0V AR. Consequently:
• the reference for commanding the amount of active power delivered to the grid is equal
to
V q∗inv =
P ∗gridX
Vgrid
=
P ∗grid2pifLgrid
Vgrid
= 4000 · 2pi50 · 2.15 · 10
−3
230 = 11.74V (6.2.22)
• the value of the d voltage for delivering 0V AR to the grid is
V d∗inv = Vgrid = 230V (6.2.23)
maintaining those two values will lead into our goal. The results of the 6.2.22 and 6.2.23 are
further transformed into amplitude values whereby
Vˆ q∗inv =
√
2V q∗inv =
√
2 · 11.74 = 16.6V Vˆ d∗inv =
√
2V d∗inv =
√
2 · 230 = 325V (6.2.24)
this has to be done because MATLAB/SIMULINK fourier block outputs are reffered to the
amplitude of the measurements instead of the magnitude.
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6.2.4 Drawbacks
The major issue is due to the need of a constant DC voltage source otherwise the overall system
even though it properly works respecting the reference values, it would become unstable since
with a decrease in Vdc the modulation index ma must rise reaching the limit of 1 as fast as
Vdc falls thus leading to a collapse. In addition, while in 6.1.6 and in 6.1.7, δ∗ and m∗a give
a prompt idea about what amounts of Pgrid and Qgrid are exchanged, in the dq control the
quantities V d∗inv and V
q∗
inv do not mean a straightforward correlation to the power flow in the
system. As a result, further mathematical computations have to provided into the associated
script file in order to allow the operator to interact with the system setting simply Pgrid and
Qgrid.
6.3 Merged control
It is possible to mingle the advantages of the classic power flow control and the benefits of
the decoupled system into a unique scheme, whose pattern is based on controlling the Vdc
(done by the first method described) assuring to reach Q∗grid promptly and without instability
(dq control). It also has to be said that this layout is not affected by high grid time constants
Lgrid
Rint
that can appear when dealing with power systems.
6.3.1 Drawbacks
Unfortunately the decoupling is lost and a higher complexity required. In addition,the greater
is the grid, the more challenging the calculations will be.
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Building of the model
All the simulations for reaching the final complete AC/DC/AC converter control will be
discussed in detail in order to give to the reader the highest level of acquaintance and the
right approach for future works regarding the power flow control. Part of the simulations will
be analised in the same section due to similarity and for the best comprehension possible.
Over the different examinations, speed steps have been inserted for viewing how the system
responded. In detail the 3 speeds during the 9 seconds of the simulation are:
1. from 0s to 3s → n1 = 1570RPM ;
2. between 3s and 6s → n2 = 1540RPM ;
3. 6s up to 9s → n3 = 1600RPM .
7.1 Rectifying output for a DC load
The chapter starts illustrating a simple AC/DC conversion about what comes out from the
SEIG (figure 7.1). As it shows, the induction generator rotates at fixed speed (1570RPM),
so problems about speed variability are not taken into account. Consequently, the primary
speed is converted to rads and sent to the asynchronous generator. At 0.1 seconds a three
phase breaker is on and the overall system is linked rectifying the AC voltage into a DC value
delivering power to the passive load (75Ω)
Vdc ' 1.35Vline = 1.35 · 400 = 540V (7.1.1)
consequently the power delivered to the load is (as long as we are in the first speed step)
Pload =
V 2dc
Rdc
= 540
2
75 = 3888W (7.1.2)
which is near to our target value about 4000W .
7.2 Rectifying output for a DC load with AC filters
One of the problems about the circuit of the previous section is the quasi-square waveform
of the current in which there are odd orders of harmonics except 3th and its multiples. A
solution can be represented by using notch filters for the 5th, 7th, 11th, 13th harmonic orders.
For higher orders, a low pass filter (fcutoff = 1000Hz) is sufficient. In figure 7.2 we have the
improved system and the differences between the two current waveforms can be seen in figure
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Figure 7.1: Generator-Rectifier DC load
Figure 7.2: Generator-rectifier DC load with AC filters
7.3. Since less oscillation is present, the overall model benefits having a less torque ripple
which yields to a more steady input power Pmech coming from the hydro source. Furthermore
a starting load is applied to the system in order to reach the steady state values quicker than
merely using only a three phase breaker: applying a starting load Rstart = 500Ω means to
have a load from the beginning and the closer Pstart is to Pdc, the less the breaker transient
will be. In our case
Istart =
Vl
Rstart
√
3
= 545
500
√
3
= 0.63A (7.2.1)
consequently the power is
Pstart = 3RstartI2start = 3 · 500 · 0.632 = 600W (7.2.2)
so we are still far from having no transient when the DC load comes on. Another advantage
about using filters is that we are allowed to decrease the excitation capacitance value due
to the capacitors already present inside the harmonic filters which has both benefits such as
cancellation of ripple and self excitation process involvement.
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(a) Unfiltered current (b) Filtered current
Figure 7.3: Comparison between the generator output currents
Figure 7.4: First PWM application
7.3 Open loop Pulse Width Modulation with passive AC load
The figure 7.4 shows for the first time the deployment of a PWM technique. The PWM pulses
are given by a sinewave block in which we set the modulation index (between 0 and 1) as well
as the pulsation ω. Afterwards, thanks to "gen PWM " block, we have the gate pulses for the
inverter switches. Typical AC voltage and current are depicted in figure 7.5. The set values
for the "Sine wave" are as follow
• modulation index ma: for having a single phase RMS value Vinv = 230V ;
Vˆinv = 230
√
2 = 325V → ma = Vˆinv
Vdc
= 325540 = 0.602 (7.3.1)
• pulsation ω which is, considering a european frequence of 50Hz;
ω = 2pi50 = 314.15rad
s
(7.3.2)
• the rest of the parameters are set at 0.
7.4 Open loop Pulse Width Modulation with active load
The inverter has to supply power to the single phase active grid that works as a load for the
entire system. Firstly, we have to set a delivered power as great as 4kW . Then the appropriate
rate of current has to be calculated (assuming a power factor cos(ϕ) = 1)
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(a) PWM voltage
(b) Current shape
Figure 7.5: Typical PWM shapes
Igrid =
Pgrid
cos(ϕ)Vgrid
= 40001 · 230 = 17.931A (7.4.1)
knowing that
Lgrid = 2.15mH → X = 2pi50Lgrid = 2pi50 · 2.15 · 10−3 = 0.675Ω (7.4.2)
the correct value of the terminal voltage that comes out from the inverter (Vinv) has to be
equal to (assuming Vgrid with 0 phase)
~Vinv = Vgrid 0◦ + XIgrid = 230 + 0.675 · 17.931 = 230.3 2.92◦ (7.4.3)
consequently, setting the internal generation of pulses in the "PWM generator" block (yellow
block of the 7.6) it has to be dialed:
• modulation index;
ma =
Vˆinv
Vdc
= 230.3
√
2
540 = 0.603 (7.4.4)
slightly higher than 7.3.1 because we have to lead Vgrid as well as avoid to deliver Qgrid
(figure 6.3d) ;
• output phase = 2.92◦.
In figure 7.5b we may observe the typical voltage shape and Igrid which has a typical sinusoidal
waveform since we maintain a LgridRint ratio far higher than the switching period τs (at least 100
time as great as τs): indeed
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Figure 7.6: Supplying power to the single phase grid
τ = Lgrid
Rint
= 2.15 · 10
−3
0.01 = 0.215s (7.4.5)
meanwhile the switching time interval is equal to
τs =
1
fs
= 11050 = 9.524 · 10
−4s (7.4.6)
in terms of frequency
f = 1
τ
= 10.215 = 4.65Hz fs =
1
τs
= 19.524 · 10−4 = 1050Hz (7.4.7)
if this rule is not complied we end up as in figure 7.7 where Igrid has several and huge harmonic
content. This is due to the fact that if there is a high circuit time constant that tries to keep
the current at the same value smoothening both the increase and the fall originated by the
states changes in the inverter gates (hence presence Rint only), we will have the istantaneous
value of current
Iistgrid =
Vinv − Vgrid
Rint
(7.4.8)
every time we change the switchings state. We then are in an unstable region because the
modification of the current by the source is unaffected with such a high τ . Furthermore, since
there is an active load that gives a certain level of voltage, the excitation capacitors are not
needed anymore.
7.5 Open loop Pulse Width Modulation rectifier
The "PWM generator" block has been employed even in the rectifying process as shown in
figure 7.8. There is no need to set any particular phase but it is essential to digit the correct
modulation index mrecta which is different from the one adopted in the single phase grid
because we have to deal with a three phase system in this part of the model. As a three phase
half bridge IGBT rectifier, the correct mrecta required is
Vˆ3ph =
Vdc
2 m
rect
a m
rect
a =
2Vˆ3ph
Vdc
= 2 · 230
√
2
700 = 0.929 (7.5.1)
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Figure 7.7: Unstable Igrid and Vgrid values
Figure 7.8: Open loop half bridge rectifier
as we can see from 7.5.1 the value related to Vdc has been modified from 540V up to 700V due
to higher peak value Vˆ3ph needs, indeed if 540V was the Vdc taken into account, the maximum
Vˆ3p would be
Vˆ3ph =
Vdc
2 m
rect
amax =
540
2 1 = 270V V3ph =
Vˆ3ph√
2
= 270√
2
= 190.918V (7.5.2)
which is not the desired phase voltage. As depicted in figure 7.8 the DC side is emulated
thanks to a DC battery that has the same voltage of the DC capacitor related with the final
model. This rectifier will be used from this section onward except on the final stage where it
will be substituted with a close loop controlled rectifier as it will be undertaken for the IGBT
inverter in the next section.
7.6 Close loop Pulse Width Modulation single phase IGBT
inverter
This section takes into account several ways that has been ventured to control the power flow
between the DC link and the single phase grid. A theoretical explanation and a detailed study
in regards to how to control Pgrid and Qgrid sensing Vdc and cos(ϕ) as well as Vd and Vq has
been done in Chapter 6. Here, we will draw our attention into the issues encountered over the
several trials carried out for reaching a reliable structure. We will also change the rotor speed
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Figure 7.9: Inside the active power control
during the simulation in order to see whether the control reacts properly and if it does so, how
long it will take to get the model back into steady state operation. For convenience reasons,
only speed mechanical input models has been treated even though it is certainly possible to
implement a close loop control with the torque as mechanical input of the SEIG.
7.6.1 Vdc Close loop
As first step, only the voltage of the DC link is controlled thanks to a feedback loop, leaving
the other half with an imposed default value of ma0 generally set to give Qgrid = 0. The rate
of Vdc is measured directly from the DC bus and compared with a reference rate. Having
obtained the error by V ∗dc − Vdc, we use a PI controller to change the phase between Vinv and
Vgrid. The higher the error is, the quicker δ will vary. Afterwards it follows a conversion of
the δ value obtained, from degrees to radians. At the end δ(rad) is finally associated with a
phase locked loop (PLL) coming from Vgrid. The main difficult is related to the PI controller.
First of all, the limits have to be set by complying the constraints that theory impose, such
as the possibility to have only δ ≥ 0 as well as the equivalence between the function sin δ and
the angle δ itself valid up to 30◦ (figure 6.2). In addition, a default δ0 has been set equal to
2.92◦. Therefore we impose (swap signs due to substraction algebraic sum):
• PI voltage control lower limit −20◦ (for keeping margin to −30◦);
• PI voltage control upper limit 2.92◦.
The next step is about deciding what are the most suitable values for the proportional gain kp
and the integral gain ki in order to have the quickest response of the system. we can proceed
considering firstly a none integral gain (ki = 0). Consequently, only kp can change. At this
point we may vary kp until we reach a constant δ output that settles between ◦ and 20◦. When
we accomplished, we can move forward to the ki value that has to erase the previous constant
error quickly. At the end of several trials we come up with
kp = 0.15 ki = 1 (7.6.1)
An overview of the system can be seen respectively in figure 7.9 and in 7.13. In addition,
many "step time" blocks are used for convenience reasons such as to turn on or to turn off
any particular signal whenever is needed: for example they can be used for getting rid of
annoying initial transients that can widely postpone the steady state operation. It also has
to be said that the simulation and MATLAB/SIMULINK take more minutes for completing
the run every time we move forward with our project since we modify the model to a more
complicated one. The main values of the Vdc control are gathered in figure 7.10.
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Figure 7.11: Inside the power factor control
7.6.2 Power factor and overall control loop
It is the further implementation of the model discussed beforehand. Now even the PF control
is linked to the "PWM generation" block so we have a complete control as schematised in
figure 7.13. It has to be said that, at the beginning, we were not able to have a stable control
due to the too high LgridRint ratio. In the current model, this ratio has been lessened from 100s
to 0.2s which makes everything closer to the reality of a common single phase grid. The power
factor control is made up with the similar layout of the active power control except for the
fact that it waives the Phase Locked Loop since its outcome is equal to ma which should be
a constant value. Furthermore, the ma0 is still on as seen in figure 7.13. A depicture of the
power factor control is illustrated in figure 7.11. The control starts converting Igrid into both
magnitude and phase with the help of a Fourier block (left hand corner of 7.11). After this
passage the phase is converted into rad as well as compared with the reference value of 0rad.
Consequently the error is sent into a PI controller that gives us the ma controller. At the end,
as shown in figure 7.13, a further sum is carried out having set the default ma0 to 0.5. The
results of this loop are gathered in figure 7.12. If we analise the PI controller we can refer to
the procedure done in the active power control for the correct proportional and integral gains.
However, we have to consider different limits for the controller since there are ma0 = 0.5.
Bearing in mind that we have opposite signs in the algebraic sum nod the PI parameters are
• power factor control lower limit −0.5;
• power factor control upper limit 0.5;
• proportional gain kp = 0.005;
• integral gain ki = 2.
7.6.3 dq Control
A different approach can be carried out by implementing a decoupling of ~Vinv into direct and
quadrature components. Figure 7.14 offers an overview of the overall control. The conversion
from a time-dependent voltage to dq axes relies in the "dq components" block that is connected
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Figure 7.13: Active power control and phase control working together
to "dq control" through labels. On the left bottom side, the references V d∗inv and V
q∗
inv are
previously calculated thanks to the passages written on the script file associated with the
SIMULINK models and exposed in 6.2.24. The dq control block represents the close loop
aimed to bring the model at the desired conditions of working. Inside the block (figure 7.15)
there are two separate loops that merged at the end into one signal which will be the sinusoidal
waveform sent to the "PWM generator" block; the layout of the feedback loop inside the
subsystem is quite similar to figure 7.9 and 7.11. Nevertheless the limits and the gains are:
• quadrature voltage axis V qinv controller :
– lower limit 0;
– upper limit 20;
– kp = 0.01;
– ki = 1;
• direct voltage axis V dinv controller :
– lower limit −0.5;
– upper limit 0.5;
– kp = 0.001;
– ki = 0.05.
We can see a similarity with the PI δ and ma limits previously adopted in figure 7.9 and 7.11.
On the other hand the gains rate are fairly distant from the previous models due to quite
different measurement scales. We boldly underlined the need to have a "DC voltage source"
otherwise there is no means for controlling the power flow (section 6.2). We can see in figure
7.16 how the two components evolve during the simulation.
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Figure 7.14: Overview of dq control approach
Figure 7.15: Inside the "dq control" block
Figure 7.16: Vd and Vq equal respectively to the values calculated in the equation 6.2.24
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Figure 7.17: Merged control
7.6.4 Merged control
It is possible to create even a hybrid model where nothing change in relation to numerical
parameters, but there is a different architecture that allows to control the Qgrid through
V dinv while delivering real power Pgrid according to the reference DC link voltage Vdc. It is
also feasible to have the diametrically opposite reference values which means taking into
account V qinv so as to adjust real power flow and in the meantime set 0◦ as cos(ϕ)∗. One
of the many possible examples is illustrated in figure 7.17. It can be thought that is not
worth controlling the model with two different methods altogether because this might be
interpreted as an oversizing. On the other hand this layout may be used when any other type
of control would fail since we try to extract only the advantages from each previous approach.
Indeed, controlling the Vdc leads to succeed in controlling everything with more accuracy and
promptness than what we have in figure 7.13. A detailed depictures of both the active power
control outcomes based by sensing the Vdc at the DC link and the Vd close loop results for
retaining 0V Ar throughout the operation are respectively given by figure 7.18 and figure 7.19.
7.7 Close loop rectifier
In order to reach a thorough control of the system we must draw the attention to the rectifying
AC/DC process in which we previously imposed an open loop rectifier control thanks to the
"PWM generator block". A DC voltage source simulates the Vdc of the DC bus used to deliver
controlled power to the AC single phase side. Inductance and resistance are added so as to
smooth the rectified voltage waveform as well as to obtain a clear value of the power flow. As
seen in figure 7.20, the "voltage regulator" block corrects the amplitude value of V3ph whose
reference is equal to 325V . Inside the "voltage regulator" we find an abc→ dq0 transformation
where the reference V ∗3ph = Vd. Having calculated the error, this goes through a PI controller
in which the gains are
kpvrrec = 0.0001 kivrrec = 8 (7.7.1)
the modulation index mrecta is also calculated and scoped in figure 7.22 where there is a
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Figure 7.20: Close loop rectifier
Figure 7.21: Inside the "voltage regulator"
correspondence with what has been theoretically calculated which is
mrecta = 2
V3ph
Vdc
= 2325700 = 0.928 (7.7.2)
Finally the Vd output turns back into an abc system again (figure 7.21) and sent to the "PWM
generator". All the control brings to scope the figure 7.22 where the voltage regulator peaks
conjuction denotes the path of the modulation index mrecta .
7.8 Complete control
The total control is achieved and illustrated in figure 7.23 where the reference voltage for the
rectifier PWM is set onto the q axis instead of onto the d axis since an ac inductive impedance
has been added before the rectifier. The overall power exchanged is collected in figure 7.24.
As denoted the Q is mantained as close as possible to zero. Whereas the active power varies
because of the mechanical power input changes.
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Figure 7.25: zoom of the active power trend in the point where the speed step is turned on
7.9 Transfer function
The transfer function is easy to calculate and it can be found measuring the derivative of the
active power Pgrid when the speed step is turned on. Let is take for example the change in
speed happened at 6s moving from 1540RPM to 1600RPM . Thanks to figure 7.25, the time
constant for the first order block representing the induction machine is
τIM = 6.052− 6.011 = 0.041s (7.9.1)
this is a semplified calculation taking the time when the power are steady again and substracting
6 seconds. As a consequence, the block that represents all the system is
1
1+τIMs
n Pgrid
where τIM = 0.041s. Quoting what said in 7.4.5, the time constant of the grid might affect the
stability of the entire system pushing the phase dislocation, with the pole in 1τ , to a general
instability. So there is a compromise in regards to the values of resistance and inductance
chosen or naturally inside of the grid.
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Programming with a dsPIC microcontroller
We will draw our attention to implement part of what has been achieved in the simulations
into a physical component in order to create a control for the system exploiting what so far
studied. For doing this, we need to move in another branch of the engineering that deals
with programming as well as interfacing with different softwares and electronic components.
Basically, we need:
1. a language of programming for setting the desired commands. We will use C++;
2. a microCHIP that acquires all the information written in C + + and store them into a
memory. In detail our piece will be a dsPIC30F4011 ;
3. an intermediate part that connects computer and dsPIC30F4011 namely a breadboard
and PICkit 2.
8.1 Programming in C
C is a general-purpose programming language with features economy of expression, modern
flow control and data structures, and a rich set of operators. C is not a very high level language,
nor a big one, and it is not specialized to any particular area of application. However, its
absence of restrictions and its generality makes it more convenient and effective for many
tasks than supposedly more powerful languages. For a complete study of this language the
reader is exhorted to read [5] of the bibliography.
8.2 dsPIC30F4011
The microcontroller that we use belongs to the PIC range, which is produced by Microchip Inc.
(see http://www.microchip.com/). This range of microcontrollers contains hundreds of different
chips, grouped into several product families. Microcontrollers with features similar to those in
the PIC range are available from many other manufacturers (e.g. Texas Instruments, Intel,
Atmel, etc.), but to keep things simple in this module we always use the same microcontroller.
Like all chips in the 30F family, the dsPIC30F4011 is a 16-bit microcontroller (figure 8.1a).
What that means is that each of its registers (memory locations) stores one 16-bit binary
number. The dsPIC chips we use come in a 40-pin dual in-line package (DIP). In this context,
the word "package" simply refers to the actual body of the chip which is the block of dark
plastic where the tiny silicon integrated circuit is permanently encased (rather than the
wrapping the chip is sold in). DIP chips have a standard pin size and spacing that makes them
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suitable for plugging straight into a breadboard. It is possible to buy the exact same dsPIC in
a much smaller surface-mount package, but it cannot then be used easily in a breadboard.
The DIP package is therefore much more convenient for the experimental work we do.
8.3 Breadboard
A breadboard is a construction base for prototyping of electronics (figure 8.1b). Because the
solderless breadboard does not require soldering, it is reusable. This makes it easy to use
for creating temporary prototypes and experimenting with circuit design. Breadboards are
available from several different manufacturers, but most share a similar layout. The layout
of a typical solderless breadboard is made up from two types of areas, called strips. Strips
consist of interconnected electrical terminals.
8.3.1 Terminal strips
These are the main areas, to hold most of the electronic components. In the middle of a
terminal strip of a breadboard, one typically finds a notch running in parallel to the long
side. The notch is to mark the centerline of the terminal strip and provides limited airflow
(cooling) to the strips. The clips on the right and left of the notch are each connected in a
radial way; in our case, 6 clips in a row on each side of the notch are electrically connected.
The 6 columns on the left of the notch are marked as A, B, C, D, E and F whereas the ones
on the right are marked G, H, I, J, K and L. When pin package integrated circuit (such as
our typical dsPIC30F4011) is plugged into a breadboard, the pins of one side of the chip are
supposed to go into column E while the pins of the other side go into column I on the other
side of the notch. The rows are numbered 1 - 28 or whatever number of columns there are.
8.3.2 Bus strips
Used to provide power to the electronic components. A bus strip usually contains two rows:
one for ground and one for a supply voltage. However, some breadboards only provide a
single-row power distributions bus strip on each long side. Typically the row intended for
a supply voltage is marked in red, while the row for ground is marked in black. Often the
groups in a bus strip are indicated by gaps in the color marking. Bus strips typically run
down one or both sides of a terminal strip or between terminal strips. On large breadboards
additional bus strips can often be found on the top and bottom of terminal strips. Note there
are two different common alignments for the power bus strips. On small boards, with about 30
rows, the holes for the power bus are often aligned between the signal holes. On larger boards,
about 63 rows, the power bus strip holes are often in alignment with the signal holes. This
makes some accessories designed for one board type incompatible with the other. There are no
official standards, so the users need to pay attention to the compatibility between a specific
model of breadboard and a specific accessory. Vendors of accessories and breadboards are not
always clear in their specifications of which alignment they use. Seeing a close up photograph
of the pin/hole arrangement can help determine compatibility. Some manufacturers provide
separate bus and terminal strips. Others just provide breadboard blocks which contain both
in one block. Often breadboard strips or blocks of one brand can be clipped together to make
a larger breadboard. In a more robust variant, one or more breadboard strips are mounted on
a sheet of metal. Typically, that backing sheet also holds a number of binding posts. These
posts provide a clean way to connect an external power supply. This type of breadboard may
be slightly easier to handle.
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(a) dsPIC30F4011
(b) Breadboard (c) Pickit 2
Figure 8.1: Main components used
8.4 Pickit 2
The PICkit 2 Development Programmer/Debugger (PG164120) is a low-cost development
tool with an easy to use interface for programming and debugging Microchip’s flash families
of microcontrollers (figure 8.1c).
8.5 Procedure
In order to develope programs for the dsPIC30F4011 (briefly dsPIC) we use a plain text editor
to write the C programs, Microchip’s XC16 compiler to build them, and the PICkit 2 software
application to download the compiled hex files onto the dsPIC. The process described below
is Windows-specific:
1. create a new folder for every C written program. Try to save the code everytime with
the word "main.c". The name of the folder may vary everytime a new program is typed;
2. compile the program with a simple build script which saves time avoiding to type build
stripes every time that such operation is needed;
3. to run the build script, open a console window, navigate to the folder where your
program files are located, and type the command "build.bat";
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Figure 8.2: Simple application of a blinking LED implementation
4. assuming that the C program compiles without errors, two new files will be added to
the directory, "a.out" and "a.hex";
5. make sure that the PICkit 2 is connected to the dsPIC circuit, and then launch the
PICkit 2 application;
6. the file that has to be transfered in the flash memory on the dsPIC is"a.hex" and to
download it onto the dsPIC, click the "Auto Import Hex + Write Device";
7. to run the program on the dsPIC, you may need to tick the VDD check box to supply
power to the circuit.
The figure 8.3 gives an idea of the overall process.
8.6 Simple example
For explaining what structure and pattern the system follows, we program to blink an LED
on pin RD0 in the circuit. Pin RD0 is a specific pin that allows the user to have a digital
output if it is properly set so. The figure 8.2 shows the real circuit obtained: it is assumed
that the red lead brings the positive voltage (in this case 5V ) whereas the black (or gray)
lead keeps a voltage equal to the ground reference (0V ). On the top left hand we can see the
employment of the PICkit2 that is connected straightforward to the USB socket working as a
data relay as well as a power supply due to the low positive voltages used (' 5V ). Figure 8.4
shows more in detail which pins are connected and where exactly are. Almost every pin of the
dsPIC can be used for different purposes being either an input or an output, designed either
for analog or for digital signals and has the chance to be configured in a variety of different
ways as shown in the datasheet in [7]. The figure 8.4 does not show all the possible outputs
that a specific port can be because we want to give to the reader the simplest representation
of the example in order to let him fully understands what has been done.
8.6.1 Breadboard circuitry
Examining figure 8.2 and 8.4 the pins used are more in detail:
64
8.6. SIMPLE EXAMPLE
Figure 8.3: How to program a dsPIC
• MCLR: is the Master Clear or Reset. Most PICs have them, although not all PICs have
the ability to handle it internally. In our PIC there is only the pin n◦1 that works in
such way. Basically this pin can be selected as an I/O pin versus the reset function. It is
part of the chip’s configuration;
• VDD: is the positive supply for digital I/O pins. As depicted in figure 8.2 all the VDD
pins has to be connected with each other for having the overall system working;
• VSS : indicates the ground for digital I/O pins. As for VDD, even VSS pins has to be
connected between each other;
• RD0 : represents a part of the PORTD pins that are bidirectional I/O pins;
• PGD: in-circuit serial programming data input/output pin which is essential for the
transmission of data;
• PGC : in-circuit serial programming clock input pin that transmits the clock frequency
previously imposed in the C script;
• AVSS : positive supply for analog module and since there is no analog output coming
out from the PIC this pin is linked with the other VSS ;
• AVDD: ground reference point for analog module that is connected to VDD pins because
of the absence of analog signals.
8.6.2 C Language programming
The C script illustrated in figure 8.5 is not so long thanks to the easiness of our goal (simple
blinking). However, all the C language files comply with the following structure:
1. header files: a header file is a file containing C declarations and macro definitions
to be shared between several source files. The inclusion of them is done with the C
preprocessing directive "#include". Header files can be distincted in 2 types:
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Figure 8.4: Schematic view of the realized circuit
Figure 8.5: Script written in C language downloaded into the the PICkit2
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• system header files declare the interfaces to parts of the operating system. We
include them in a program to supply the definitions and declarations needed
to invoke system calls and libraries. These header files contain declarations for
interfaces between the source files. Each time there is a group of related declarations
and macro definitions all or most of which are needed in several different source
files, it is a good idea to create a header file for them;
• inclusion header files produce the same results as copying the header file into each
source file that needs them. Such copying would be time-consuming and error-prone.
With a header file, the related declarations appear in only one place. If they need
to be changed, they can be changed in one place, and programs that include the
header file will automatically use the new version when next recompiled. With this
trick we eliminate the labor of finding and changing all the copies as well as the
risk that a failure to find one copy will result in inconsistencies within a program;
2. configuration settings: we see in figure 8.5 that 3 lines contain particular settings of the
dsPIC; they respectively are:
• _FOSC(CSW_FSCM_OFF & FRC_PLL16) which means that the frequency of
the oscillator (FOSC) equal to 7.5MHz is multiplied by 16 which stands for the
phase locked loop (PLL) that occurs 16 times in a cycle. Because our dsPIC30F4011
elaborates an instruction every 4 clock cycles, the amount of instructions per second
are equal to
finst =
16 · 7.5
4 = 30MIPS (8.6.1)
where MIPS means Millions of Instructions Per Second;
• _FWDT(WDT_OFF) settles the watchdog timer off. A watchdog timer is an
electronic timer that is used to detect and recover from computer malfunctions.
During normal operation, the computer regularly resets the watchdog timer to
prevent it from elapsing, or "timing out". If, due to a hardware fault or program
error, the computer fails to reset the watchdog, the timer will elapse and generate
a timeout signal. The timeout signal is used to initiate corrective actions that
typically include placing the computer system in a safe state and restoring normal
system operation;
• _FBORPOR(MCLR_DIS) which turns the master clear reset (MCLR) off unabling
the BOR and POR microcontrolling reset modes. In detail, the BOR consists of
holding the microcontroller in reset state when the VDD drops below a brown out
threshold voltage. Not all the devices have BOR detection, but most do, and some
have multiple voltage thresholds to select from. POR stands for Power On Reset
and it is embedded upon power-up device experiences. POR voltage is always less
than BOR voltage and between them the whole range of startup voltages can be
covered to protect the device for proper operation after a power drop at the VDD
line.
3. functions declaration: all the function used in the script are now declared telling what
sort of output we want (there is the chance to set a void output which means that there
is nothing given by the function) as well as specify the name of it, the name of the
function and what inputs (enclosed in brackets) are needed;
4. main: executes the heart of the C code written in the file by calling the functions
previously prototyped;
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5. functions: are a mixture of the ones called in the main and some others that do not
need to be. They can have several purposes such as, imposing setup conditions, loading
start data, reading an analog input, command an interrupt service routine (this runs
without a main call). Generally, a setup function is always created imposing which pins
are which in our dsPIC. Afterwards, almost everything depends on what we want to
obtain. Particular attention is put on the setup function where all the commands are
carried out afterwards that a careful study of the reference manual and data sheet has
taken place. For instance, examining figure 8.5, the only setup made is about setting
RD0 (pin 23) a digital output. The command TRISD0 in [8, 11-3] litterally reports:
The TRISx register control bits determine whether each pin associated with the
I/O port is an input or an output. If the TRIS bit for an I/O pin is a 1, then the pin
is an input. If the TRIS bit for an I/O pin is a 0, then the pin is configured for an
output. An easy way to remember is that a 1 looks like an I (input) and a 0 looks like
an O (output). All port pins are defined as inputs after a Reset.
afterwards, with this condition of RD0 as a digital output (whille(1)), the while cycle in
the main sets the range of time in which the pin has to be ON and OFF. Respectively
• _LATD0=1
_delay32(1000000)→ Ton = 10
6
30 · 106 = 0.033s = 33ms (8.6.2)
• _LATD0=0
_delay32(5000000)→ Toff = 5 · 10
6
30 · 106 = 0.166s = 166ms (8.6.3)
The number 32 in the function name refers to the fact that the specified number of instruction
cycles is a 32 bit unsigned value, allowing very long delays to be generated with a single call.
Since the condition TRISD0=0 remains true for ever, the cycle automatically restarts over
and over again.
8.7 Square wave form example
A more challenging example consists in the creation of 2 square waves with a shift angle
between each other. This shift angle can be modified by setting specific values in the script
and recompile everything next. The header files as well as the configuration settings are the
same from the previous example. Moving into the main function, we start setting all 4 D
ports (pins 23, 18, 22, 19) as digital output. It is curious to see the characteristic binary code
used for defining TRISD. In fact, the first 2 digits establish that the following code is a binary
number and not a decimal one as it is when nothing is declared. Consequently, TRISD sets
the last 4 digits as digital outputs instead of the others recognized as digital inputs. Moving
forward, there is the need to set the output compare which allow us to create the typical
square shape at the output pins. For this reason, a dual compare match mode is exploited by
OCM bits in the OCxCON registers; thus
OC1CONbits.OCM = 0b101 OC2CONbits.OCM = 0b101 (8.7.1)
the quote in [8, 14-9] clearly says:
When control bits OCM<2:0> = 100 or 101 (OCxCON<2:0>), the selected output
compare channel is configured for one of two Dual Compare Match modes which are:
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Figure 8.6: Square wave C language for the dsPIC
Figure 8.7: We can notice the displacement of 45pi
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• Single Output Pulse mode
• Continuous Output Pulse mode
In the Dual Compare mode, the module uses both the OCxR and OCxRS registers for the
compare match events. The OCxR register is compared against the incrementing timer
count, TMRy, and the leading (rising) edge of the pulse is generated at the OCx pin, on a
compare match event. The OCxRS register is then compared to the same incrementing
timer count, TMRy, and the trailing (falling) edge of the pulse is generated at the OCx
pin, on a compare match event.
Having set a timer equal to
PR2 = 3000→ 100µs (8.7.2)
with the start and finish pulses of the output compare equal to
OC1R = 0→ OC1RS = 1500 (8.7.3)
OC2R = 1200→ OC2RS = 2700 (8.7.4)
means a phase shift of
ϕsw =
1200
1500pi =
4
5pi (8.7.5)
Finally, a delay of the LED blink has been set to 15000000 MIPS which corresponds to 0.5
seconds. This is made in order to let the reader know wheter the program is working correctly.
In this case it does and a representation of the 2 square shapes is given in figure 8.7.
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Sine wave form
We are now focusing on the creation of a sinusoidal voltage using a PWM. This is the classic
use of the Pulse Width Modulation but nothing forbids it can be employed for different shapes.
We can obtain a sine wave with 2 possible methods:
1. discretization of the sine function between 0 and 2pi where the whole interval is split up
in a certain amount of parts and every iteration that happens in the while cycle pushes
the procedure forward step by step. When the final angle 2pi is reached, settings make
the while cycle starts all over again in an endless loop;
2. usage of interrupt service routine in which a specific counter register triggers an Interrupt
Service Routine (ISR) inside of the dsPIC that compares the inner measurements and
pop out with an instantaneous sine value. Afterwards the counter is reset and the
implementation can go ahead to the next same counter register value. Tipically the
values needed are gathered in an array outside the main script and the reference for
calling it is possible by adding that specific array in the header files. The accuracy
depends on the thickness of the steps between 2 consecutive array values: the smaller is
the interval, the better the final shape will become.
9.1 Discretization of the sine function
Leaving the same header files and configuration settings explained in chapter 8, the main
function starts with setting the pins for the PWM output. In fact, after a quick declaration
for the configuration of the D ports as digital outputs, the code is shown in figure 9.1. In
order of appearance we have:
• PWMCON1 that enables the PWM pairs in complementary mode. Let is assume that an
inverter is using these pins. Consequently, the switches in every leg must be commanded
with two different signals namely one opposite to the other with the addition of the
dead time as well. Examining the figure 9.1 when the PWMCON1 is being set, the
instruction is not a typical number but it is written in hexadecimal code. This in-depth
analysis is exposed in section 9.3;
• PTCONbits.PTCKPS = 0 is the prescale value for allowing the fPWM to be set even
higher than what only a 15 bit number can do. There are 2 bits available that are thus
available to give:
– 11 = PWM time base input clock period is 64 Tcy (1 : 64 prescale);
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Figure 9.1: Main function of the discretization
– 10 = PWM time base input clock period is 16 Tcy (1 : 16 prescale);
– 01 = PWM time base input clock period is 4 Tcy (1 : 4 prescale);
– 00 = PWM time base input clock period is 1 Tcy (1 : 1 prescale);
• PTPER stands for PWM Time Base Period Register that sets the counting period for
PTMR (PWM Time Base Register). In other words it sets the length of the PWM
period (fPWM but as a dsPIC register value) which in our case is
PTPER = fcy
fPWM (PTMRPrescaler)
= 30 · 10
6
104 · 1 = 3000 (9.1.1)
• PDCx stays as a shorter representation for the duty cycles of each phase (PDC1, PDC2,
PDC3). Theoretically it is between 0 and 1 but into the dsPIC it varies from 0 to
2 · PTPER. Having used a PTPER equal to 3000, the correspondent duty cycle of 1
in the PDCx is equal to 6000 (see table 15-2 of the number 3 of the bibliography);
• PTMR enables the PWM time base (that increases one by one until PTPER) composed
by a 15-bit timer with a prescaler and postscaler.
• PTCONbits.PTEN sets a specific number of bits that refers to PTEN register which
turns the PWM time base on;
• _DTAPS is another way for changing a cluster of bits that respond to a specific register
which is not shown in the code as it happens in the above-mentioned bullet. Here we set
a prescale value that halves the one written in the next command line;
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Figure 9.2: 3 Exploiting PWM dsPIC connections
• _DTA tells how long the dead time will be. With a prescaler value set on 1 : 2
(_DTAPS= 1), the number 45 must be thought as 90. The reason why a prescaler is
here used is that a 6 bit can reach a cap of just
DTAmax = 2n − 1 = 2n − 1 = 64− 1 = 63 (9.1.2)
thus, the equation 9.1.3 has to be taken into account
DTA = DT
DTAPS · Tcy =
3 · 10−6
2 · 33 · 10−9 = 45 (9.1.3)
where DT is the desired dead time wanted (3µs), DTAPS is the prescale value and Tcy
is always equal to the instruction period;
• float imposes the floating point variables;
• int lists the integer variables.
Then the while cycle starts setting a true condition in brackets "while(1)". Afterwards the
phase is defined splitting it up in 100 intervals and the three duty cycles are calculated, one
for each phase. At the end a delay is added for let the reader see what is going on. Physically
the circuit connections are illustrated in figure 9.2. We can use a RC filter to verify that what
the PWM has created is a truly sine wave. Therefore a RC impedance about
R = 220Ω (9.1.4)
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Figure 9.3: Sine wave between pin 38 and ground
C = 33µF X50Hz =
1
2pi50C =
1
2pi50 · 33 · 10−6 = 96.46Ω (9.1.5)
X4850Hz =
1
2pi50C =
1
2pi4850 · 33 · 10−6 = 0.99Ω (9.1.6)
is plug between one random PWM pin and the ground. The oscilloscope thus detects the figure
9.3 between the capacitor legs. This demonstrates the correctness of the C code uploaded into
the non volatile dsPIC memory. A further procedure is to eliminate the PICkit2 connection
and to use a battery pack as a source. This is widely adopted because of convenience since
there is no need to write or modify the definitive program memorised inside the dsPIC unless
while it is being built up. The battery is made by 4 AA 1.5V sources each connected in series.
It has to be said that normally the nominal voltage that the dsPIC deals with is 5V but we
discovered that it can withstand, dissipating a higher quantity of heat onto its surface, up to
6V . Although this level does not remain as stable as the PICkit2 source did because of the
greater current circulating in the overall circuit, a PWM as well as a filtered sine wave (figure
9.3) are still achieved. Also a discharge of the battery pack should be taken into account since
it will lead to lower voltages than what we have detected on the first day of trials.
9.1.1 RC Filter
The values of resistance and capacitance in 9.1.4 and 9.1.5 used for filtering the PWM are not
chosen randomly but conventionally are found with this pattern:
1. calculating the pulsation ωfilter having the fundamental frequency and the PWM
frequency known.
ωfilter = 2pi
√
f · fPWM = 2pi
√
50 · 10000 = 4442.88rad
s
(9.1.7)
2. assuming the condition R = 1ωC
3. according to the capacitors at our disposal (in our case 33µF ) the resistor must be
R = 1
ωfilterC
= 14442.88 · 33 · 10−6 = 6.82Ω (9.1.8)
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Figure 9.4: Implementation with the battery pack using the flash memory of the dsPIC
4. at this point we evaluate if the resistor is high enough to limit the high harmonic currents
for having a clear sine wave through the capacitor. if it is not so or if it is too small
that it does not block anything, the experience dictates the right amount of resistance
needed.
As seen in figure 9.3 there is an offset on the channel of the detected sine pace. This is due
to the rate of resistance used in the filter since the capacitor acts as an open circuit for DC
voltages and currents. The higher the resistance is, the less the offset would be because of
the increased drop voltage across the resistor. A representation can be found in figure 9.5b.
A Ohmic-inductive filter could also be used where this time, the sinusoidal waveform will
be acquired across the resistor. Figure 9.5a gives an idea. The two fallbacks are collected in
figure 9.5.
(a) Ohmic-inductive filter
pin 38
R L
oscilloscope
(b) Ohmic-capacitive filter
pin 38
R
C
oscilloscope
Figure 9.5: Possible filters used
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9.2 PWM Interrupt employment
Another way for accomplishing our purposes is shown by the interrupt service routine dedicated
to the creation of the PWM cycles. To achieve this, the _PWMIE bit (Pulse Width Modulation
Interrupt Enable bit) present in the IEC2 (Interrupt Enable Control Register 2) has to be set
to 1. The circuitry in figure 9.2 is still valid. An interrupt service routine must be created and
it represents the core of the PWM generation coming out from the dsPIC. In detail we have:
• void__attribute__((interrupt, auto_psv))_PWMInterrupt(void) is the declaration of
the interrupt service routine. For further explanation of the code, the reader is invited
to read [8];
• __PWMIF clears the interrupt bit flag. It determines whether or not the CPU will
handle maskable hardware interrupts. With the declaration
PWMIF = 0 (9.2.1)
the interrupt has not occured. However, we are already inside the ISR (Interrupt Service
Routine). As a result, the script must proceed. This flag becomes useful for the next
interrupt occuring the next PWM cycle;
• float and int variables namely floating variables and integer ones. Float is a lighter
declaration than double. As the name implies, a double has 2x the precision of float.
In general a double has 15 decimal digits of precision, while float has 7. There are
differences between the two even when we speak of big numbers such as the biggest
number possible that is taken as infinity which is:
– 3 · 1038 for float;
– 1.7 · 10308 for double.
This precision loss could lead to truncation errors much easier to float up. Since we do
not deal with either huge numbers or small ones, those two types of numbers could be
considered as the same;
• static int and static double which retains the close loop end value of the ISR and starts
back again without being reset to zero. This is exploited for the variable time t and the
duty cycle d1 and d2 ;
• the first case is when the first interrupt is running. The internal values of the duty cycles
PDC1 and PDC2 are imposed zero. This is because the static value of counterint is
starting with zero and thus the initial conditions is zero as well;
• the most common case is about setting the internal PDC1 and PDC2 respectively
equal to d1 and d2;
• an "if " cycle then starts creating an angle, adding a delta and transforming the "phasea"
into a number between 0 and 4000 to refers to a look up sine array and eventually
updating the duty cycle;
• reaching t = 0.2 determines a reset in the variable and the "if " cycle starts back again.
The interrupt service routine used is illustrated in figure 9.6.
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Figure 9.6: Interrupt service routine for the creation of the PWM
77
CHAPTER 9. SINE WAVE FORM
Figure 9.7: PWM FFT Spectrum of the output pin
9.2.1 Enhancement of the wave form
The important improvement done for the PWM outuput regards the change in the PWM
period or fPWM . We know that for a clear spectrum with the less noise possible, in a single
phase full bridge, the modulation frequency mf which is defined as the ratio between the
PWM frequency and the fundamental
mf =
fPWM
f50Hz
= 1000050 = 200 (9.2.2)
has not to be neither a multiple of 3 nor an even number, as happened in the previous section
(sine wave discretization) with the value of the 9.2.2, but an odd non multiple of 3. As a result,
it has been chosen
mf = 197 → f∗PWM = f50Hz ·mf = 50 · 197 = 9850Hz (9.2.3)
As a consequence, the PTPER varies and its final value, according to the 9.1.1, corresponds to
PTPER∗ = 30 · 10
6
9850 = 3045 (9.2.4)
achieving the spectrum in figure 9.7. In detail, the magnitudes of the relevant harmonics
orders are
M50HzdB ' 60dB M9850HzdB ' 13dB (9.2.5)
where dB stands for decibel equal to
MdB = 20 logMlinear → Mlinear = 10
MdB
20 (9.2.6)
consequently
M50Hzlinear = 10
60
20 = 1000 M9850Hzlinear = 10
13
20 = 4.46 (9.2.7)
hence the percentage of the distorsion is around 0.5%.
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10-base number 10 11 12 13 14 15
16-base digit A B C D E F
Table 9.1: Equivalence for the last 6 digits of the hexadecimal system with the decimal numbers
9.3 Hexadecimal code
In the programming environment it is widely known the employment of the binary code,
composed by only two possible figures i.e. 0 and 1. With these two figures we explicitly link
the number 1 with an ON state. Meanwhile the number 0 with an OFF state. However, there
are other codes that could be encountered and useful at the same time. These codes are:
• octal is the base-8 number system that contains the figures 0, 1, 2, 3, 4, 5, 6, 7;
• hexadecimal where there are 16 digits available that are 0 to 9 and the table 9.1 adds
the correspondence for the decimal numbers between 10 to 15.
As we seen the last digits are made by letters up to F which conveys the greatest value. This
code becomes really convenient when a shorter representation of a binary code is required. For
example, taking the hexadecimal number where the convention for expressing it as a base-16
number is to put in front of the number the expression "0x" as well as "0b" for the binary
code, we obtain
0x B6A→ 0b 1011 0110 1010 (9.3.1)
0x FCB4AD → 0b 1111 1100 1011 0100 1100 1101 (9.3.2)
It is drawn that 4 bits correspond to an only 1 digit in the hex system. Furthermore this is
always true since 16 (digit number in the hexadecimal) is a power of 2 (0 and 1 implemented
in the binary code) and no particular effort for the conversion between the 2 representations
is required. For completing the treatise, the 9.3.1 in decimal base "0d"is equal to
B → 0d11 · 162 = 2816 6→ 0d6 · 161 = 96 A→ 0d10 · 160 = 10 (9.3.3)
0d 2816 + 96 + 10 = 2922 (9.3.4)
the transformation of the 9.3.2 is let to the reader as exercise.
9.4 Various implementations and issues encountered
From C language script in figure 9.6, many others PWM could be created for example
depending either on the number of phases (single, three phase or even tetraphase) or on what
type of inverter it is available (half bridge, full bridge). In this report, a modulation index
ma = 0.95 has been adopted but nothing impedes to set different values of ma varying between
0 and 1. Obviously, this script can be run using the battery pack instead of the PICkit2 into
the USB socket too (figure 9.4). In addition, other applications of the PWM can be designed
with the Interrupt Service Routine (ISR) as the injection of unbalanced current in order to
erase the grid unbalances. A shortcoming that frequently appears during programming is
about the computation time that the dsPIC takes for carrying out all the C code that is
compiled inside of the memory (figure 9.1 for instance). There are several hints to let the
reader achieved the least computation time into the dsPIC or inside a CPU in general:
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• reduce the "if ", "while", "for" cycles to the minimum amount possible since they imply
that the CPU should verifies a certain condition first and this is time consuming;
• use external files containing useful arrays (here a sine array is being used) in order to
let the main program free from any assesment constraint;
• avoid printing lines and superficial commands that should organize better the overall
work.
At the end, if we do not have a computation time less than the PWM frequency, the effect is
seen into a fundamental frequency equal to half, one third or less of the desired one. Therefore
the only solution might be provided by lessening the fPWM waiving a few accuracy skills that
bring to a shape decrease even though slightly affecting the harmonic spectrum.
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Inverter implementation
In this chapter we deepen our studies in the communication and transmission of the gate
pulses to the inverter for finally obtaining the real conversion from the DC voltage to a PWM
shape wave form which we feed the load with. The inverter is the last component of the final
scheme and it will be here analized focusing on its characteristics and the best way to use
them.
10.1 Type of inverter
We use the STGIPS10K60T model due to the lower cost and simplicity in the layout. Its cost
is near 16e and this brings a huge availability inside of the laboratory because it is affordable
and can be bought in huge quantity all in once. If something wrong happens causing the
failure of the piece, it will be replaced without taking care of the economical impact. This
helps even though the reader has never put the hands on any kind of inverter. Managing cheap
power electronics is the best way to start for learning how that specific type of component
behaves even though it has been previously studied. It is divided in two set of pins, each for
every long rail. The rail with most of the pins is the control side because is entirely dedicated
to the digital input that will be elaborated for the gate commands. Whereas the other rail is
the power side quickly recognized by the thicker pins used for delivering power to the load
(figure 10.1, 10.3a, 10.3b). The general features of the inverter are:
• IPM (Intelligent Power Module) 10A, 600V, 3 phase IGBT (Insulated Gate Bipolar
Transistor) inverter bridge including control ICs (Integrated Circuits) for gate driving
and freewheeling diodes generally all the inverters are made for 3 phase purposes unless
otherwise specified but there is no problem in using 1 or 2 phases out of 3. Furthermore
the integrated circuits depicted in figure 10.2 take care not only of gate driving but even
of dead time generation;
• short-circuit rugged IGBTs where the switches can withstand strong short circuits
currents;
• VCE(sat) negative temperature coefficient explains that the collector emitter voltage in
saturation conditions has a negative slope. This enhance the conductivity through the
switches because it decreases the ON state internal resistance;
• 3.3V, 5V, 15V CMOS/TTL inputs comparators with hysteresis and pull down/pull up
resistors noting different types of signals for the control side pins in comparison with
what used in this document;
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• undervoltage lockout is an electronic circuit used to turn off the power of an electronic
device in the event of the voltage dropping below the operational value;
• internal bootstrap diode used for charging and discharging process of the bootstrap
voltage (see section 10.3);
• interlocking function it makes the state of two mechanisms or functions mutually
dependent. It is used in the creation of the dead time injecting the same shape for
the high and low side but turn the signal the way around automatically as for the low
switches;
• shut down function is dedicated to one pin that when an unpredictable problem occurs,
it shuts everything down automatically avoiding further damage to the internal circuits;
• DBC (Direct Bonded Copper) substrate leading to low thermal resistance this technology
has a very good thermal conductivity. It is composed by a ceramic tile with a sheet
of copper bonded to one or both sides. Upper copper usually is performed in order to
being part of an electrical circuit;
• isolation rating of 2500 Vmin ;
• 5kΩ NTC (Negative Temperature Coefficient) for temperature control can effectively
limit inrush current. It provides variable resistance based on its temperature. At first, the
initial temperature of the alleged NTC thermistor is low, providing high resistance. When
the system is powered on, it energizes the NTC thermistor, causing the temperature to
rise, and thus lowering the resistance. As resistance drops to a low value, the current
passes through without adversely affecting normal operation or power efficiency. For
example, let is consider a system with 10A continuous current and an inrush current
of 100 A while the NTC only allows 35A to pass through. Upon power up, an NTC
thermistor has an initial resistance of 10Ω. Then, as the NTC self-heats, its resistance
drops and lowers the current until the inrush current is over. The NTC still continues to
heat, dropping resistance to as low as 0.05Ω where it reaches a steady state and passes
current through minimum loss in efficiency.
The first modification to do is due to the uneven pattern of both the control pins and power
pins. Because the control pins do not fit into the breadboard, we use connectors that create
an electrical continuity between each pin and its relative lead that can thus be plug into
the breadboard holes (figure 10.1). However, the pin 16 is left away since a single connector
package can gather only 5 pins and even because it represents the NTC which is redundant for
our purposes in this report. As for the power side, the same pattern is carried out with thicker
cables, leaving the pins 19 and 22 unpluged because already internally connected with the pin
25 (figure 10.2). Studying the scheme in figure 10.2, we notice an RC circuit connected between
DT and GND which is used to implement dead time. All the pins physically accessible are put
outside the greater black square and the table 10.2 explains which pin is which. The figure
10.3a shows where all the pins numbers are respectively reffered to. About the size, figure
10.3b shows that everything is contained between 6cm in width and 5cm in height because
of the metal slab embedded to the inverter that helps to dissipate the heat that becomes
significant from a current flowing of 1A. Roughly speaking, the inverter itself is around the
dimension of 4cm wide and 3cm high.
10.2 Installation
For a correct operation, two DC voltage sources are required using one for the control side
(pin 1 to 16) and the other for the DC link voltage during the test conditions as the DC
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Figure 10.1: Inverter pins popped into the connectors
Symbol Parameters Conditions Value Unit
min typ max
VPN supply voltage P −NU , NV , NW − 300 400 V
VCC control supply voltage VCC −GND 13.5 15 18 V
VBS high side bias voltage Vbooti −OUTi for i = U, V,W 13 − 18 V
tdead dead time for each input signal 1 − − µs
fPWM PWM input signal −40◦C < Tjunction < 125◦C − − 20 kHz
Table 10.1: Recommended operating conditions
power supply can be boosted up to 30V . It is also recommended an electrolytic capacitor
attached to the DC link when the inverter will be tested at the rated values since it smoothens
the DC input ripples. As for the low voltage power supply (pin 5), it boosts the incoming
low and high input of 5V up to tipycally 15V charging the boostrap capacitor as well. The
bootstrap voltage is discussed in detail in the following section. Moving to the other pages of
the GIPS10K60T data sheet there are plenty of different tables gathering maximum ratings
for both the control and power side as well as different tests carried out that shows the basics
of what such a component does. For testing, a low voltage is advised (not over 50V ) while we
can neglect most of the recommendations. When everything has been checked and a good
behaviour is seen, the recommended measurements has to be followed (table 10.1) and they
should be maintained during the steady state regime. Other recommendations which are
preferable to comply with are:
• input signal HIN is active high logic. A 85kΩ (typ.) pull down resistor is built-in for
each high side input. If an external RC filter is used, for noise immunity, pay attention
to the variation of the input signal level;
• input signal LIN is active low logic. A 720kΩ (typ.) pull-up resistor, connected to an
internal 5V regulator through a diode, is built-in for each low side input;
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Figure 10.2: Internal block diagram
• to prevent the input signals oscillation, the wiring of each input should be as short as
possible;
• each capacitor should be located as nearby the pins of IPM as possible;
• the SD/OD signal should be pulled up to 5V/3.3V with an external resistor.
Nevertheless this procedure does not assure that the component will not be broken by any
human unpredictable misunderstanding.
84
10.2. INSTALLATION
(a) Pin layout (b) Inverter measurement
Figure 10.3: Inverter used in the project
Pin n◦ Symbol Description
1 OUTU High side reference output for U phase
2 VbootU Bootstrap voltage for U phase
3 LINU Low side logic input for U phase
4 HINU High side logic input for U phase
5 VCC Low voltage power supply
6 OUTV High side reference output for V phase
7 VbootV Bootstrap voltage for V phase
8 GND Ground
9 LINV Low side logic input for V phase
10 HINV High side logic input for V phase
11 OUTW High side reference output for W phase
12 VbootW Bootstrap voltage for W phase
13 LINW Low side logic input for W phase
14 HINW High side logic input for W phase
15 SD/OD Shut down logic input (active low)/open drain (comparator output)
16 T1 NTC thermistor terminal
17 NW Negative DC input for W phase
18 W W phase output
19 P Positive DC input
20 NV Negative DC input for V phase
21 V V phase output
22 W Positive DC input
23 NU Negative DC input for U phase
24 W U phase output
25 P Positive DC input
Table 10.2: Pin description
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Dboot
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Figure 10.4: Bootstrap capacitor effect and triggering of the high side switches
10.3 Bootstrap voltage
The bootstrap voltage is tipycal of every inverter since it works as the trigger for the high side
switches because during the commutation from HINx OFF → HINx ON it gives a higher
voltage in order to activate the conduction that it would not be happening if the same level
of the + terminal of the DC link is used. Truly speaking the inner circuitry of the inverter
dampens the positive voltage of the bootstrap capacitor leaving it always ' 15V . In figure
10.4 only one bootstrap capacitor is depicted but there is a mutual circuitry correlated with
the activation of the IGBT number 3 depending on the state of the switch 2. In order to
explain the operation of the bootstrap effect, only the first leg with the IGBT number 1 and
4 of figure 10.4 is taken into account. The steps are as follows:
1. starting with n◦1 off means that n◦4 is conducing with a drop voltage equal to 0V ;
2. meanwhile the diode Dboot is conducting and the Cboot is being charged up to a voltage
of 12V ;
3. once the commutation takes place in n◦1 the ON state of 12V is added with the voltage of
the bootstrap equal to −12V leading to a total voltage for the gate equal to Vboot ' 24V ;
4. the diode is reverse bias and thus the gate is activated;
5. by the time n◦1 has finished to conduct the process can restart from the beginning.
The reason of the question mark in figure 10.4 is due to the fact that the connections between
the boostrap capacitor and the gate can be found nowhere but inside the company that makes
the inverter. It is impossible with our means to proceed further and only a general explanation
of the phenomenon can be given. Other attention can be drawn to the pace detected for the
bootstrap voltage through the oscilloscope:
• the figure 10.5a illustrates how the sinusoidal output affects the constant level of
Vboot = 15V . These peaks and troughs are down to the natural shape of the fundamental.
The maintanance of a constant Vboot is challenging since the charging intervals during
the minimum values are really short because of the low state switch conductions. On
86
10.3. BOOTSTRAP VOLTAGE
(a) Overview of the bootstrap voltage (b) PWM effect on the bootstrap voltage
Figure 10.5: Bootstrap voltage
the other hand, during the maximum peak the bootstrap capacitor has higher times of
charging and its voltage rises again.
• a detailed sigth is offered by figure 10.5b where the microscopic changes of the voltage
are due to the PWM cycles: the duty cycle gives a rise in Vboot when the n◦1 is on,
whereas a fall when n◦1 is off. This changes can be seen throughout the fundamental
period reaching a duty cycle around 1 corresponding with the maximum peak, and ' 0
when the negative fundamental peak value is near by.
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Overall trial
What has been described in the previous chapters is now gathered altogether and verified in
order to obtain a complete functioning and self maintained system. The model that we wish
to phisically realise (showed in figure 11.1 and already analised in section 7.8) is unfortunately
too much complex in terms of knowledges possessed by the writer as well as in terms of time
required to succeed in comparison with the mere simulation done on MATLAB/SIMULINK.
What this chapter will describe regards a step by step process so as to arrive to the real
complete test that has been carried out in the laboratory on an equivalent circuit.
11.1 Close loop issues
For obtaining a close loop control (figure 11.1), the C language employed has to be much more
complicated requiring not only a deep knowledge of the C programming but even a new dsPIC
in the event that all the computations would be high time consuming. In addition, a detection
of the grid voltage (phase and amplitude) must be fed into the close loop. Consequently, the
close loop realisation is definitely put aside and an open loop control seems feasible (figure
11.2).
11.2 Single phase active grid connection
Furthermore, in order not to create unbalances in the single phase active grid, the means are
not taken into account, delimitating our employment in feeding a single phase passive load
(figure 11.3) where self excitation capacitors are vital in this step because there is no active
load anymore. This is down to the fact that, in order to deliver our active power without
injecting reactive power, a certain shift angle has to be guaranteed. Therefore, we should
know the grid angle and then try to put in parallel our voltage instantaneously. We do not do
this primarily for safety reason and secondly for time restrictions. It has to be said that the
real goal of our trial would be to see if the inverter can withstand voltages and currents below
the rated values.
11.3 Generator absence
Because of the redundancy of the open loop control, the generator, the self excitation capacitors
and the rectifier are substituted with a single variable DC voltage power supply (figure 11.4).
This gets rid of all the problems that a self excitation must give so as to either absence of
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Vdcvariable [V ] Vload[V ] mareal
20 13 0.87
40 25 0.87
60 36 0.87
80 50 0.88
100 61 0.88
120 75 0.88
140 90 0.9
160 100 0.9
180 125 0.98
200 139 0.98
220 155 0.98
240 burst burst
(a) First trial
Vdcvariable [V ] Vload[V ] mareal
20 13 0.87
40 25 0.87
60 36 0.87
80 50 0.88
100 61 0.88
120 75 0.88
140 90 0.9
160 100 0.9
180 115 0.91
200 128 0.91
220 142 0.91
240 156 0.92
260 170 0.92
280 187 0.92
(b) Second trial
Table 11.1: Trials of the project depicted in figure 11.4. 280V is the maximum Vdcvariable possible
residual magnetism (need to magnetise the windings by flash poles or somewhat) or imperfect
self-excitation capacitance value.
11.4 Laboratory trials
Figure 11.4 gathers altogether the various components described in the previous chapters
and illustrates the connections for the first verification of the inverter capability. As we see
in figure 11.4, the DC voltage variable supply feeds the DC link of the inverter and a PWM
single phase output is obtained. For the open loop control, 15V on the inverter command rail
are required as well as 5V supply for the dsPIC creating a loop of PWM pulses leading to a
sine wave shape as fundamental. Everything is connected through proper leads that sustain a
value of maximum current higher than what circulates in the model. A breadboard is still
employed between the dsPIC and the inverter. During all the procedure the current did not
go over the rate of 1A and the resistance remains around 220Ω.
11.4.1 First trial
Only the first and second leg of the inverter are deployed leaving the third one floating on
both the command and power side of the STGIPS10K60T. The verification consists of rising
the Vdcvariable by steps of 20V detecting in the meantime what values on the rest of the circuit
are being obtained. Baring in mind a modulation index ma set at 0.95 (as figure 9.6 quotes),
the real modulation index mareal is also calculated through annotation of Vload (RMS value)
and Vdcvariable . The table 11.1a stops at Vdcvariable = 220V since afterwards a burst of an inner
IGBT happened. The reason is allegedly down to the third phase floating voltage that can
have produced some additional voltage and thus did not comply with the voltage inverter
features exposed in its datasheet.
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Vdcvariable
variable DC supply
GIPS 10K60T
single phase full
bridge inverter
single phase load
P
P
Vload
open loop control
Figure 11.4: Open loop architecture with a passive load and a variable DC supply
Figure 11.5: Photo of the components for both trials
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11.4.2 Second trial
Extreme care this time, has been given in regards of setting the third leg switches to an open
state and a further shortening of all the leads involved has been undertaken hence reducing
all the possible spikes that can happen during a real test. The values used in table 11.1b
has denoted now a reliability of the inverter up to the maximum voltage of our DC variable
source. From the datasheet, we theoretically can have pushed the inverter for 300V more and
with higher currents as well. Another advise was to ground the third leg for safety reasons
not having floating points anymore. Figure 11.5 presents a picture of the physical circuit and
components used during the entire project here implemented altogether. This might be helpful
for future works.
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Conclusions and future works
During the realisation, many fields of engineering has been employed such as a great knowledge
of microgrid implementation and programming. Almost 6 months of work was done and some
considerations has naturally been drawn. It is first to be said that the self-excited induction
generator matched with the microcontroller in addition with a single phase AC load is a
complex system hence some numerical results might differ from the simulations despite the
fact that the theoretical laws are abided anywhere in the system.
12.1 Conlusions
The lab experiments proved that the connection of capacitors through the induction generator
windings along with applying mechanical energy to the shaft allows the generation of electrical
power (chapter 2 and chapter 3). Afterwards, the simulation shows that the behaviour of the
SEIG is similar to what is known in literature. The MATLAB/SIMULINK control architecture
is completely satisfying showing that a wide option of different grid features can now be
analised correctly, as well as the good path undertaken by programming the dsPIC along with
the breadboard usage for interfacing the inverter in order to create a sinusoidal output. A
consistent part of the time has been taken to properly tuning the PI controllers even though
some calculations, thanks to the whole transfer function, helped as a first orientation for
proportional and integral gain values. Particular care has also been given to the inverter since
an economic one was adopted (worthing ' 16 e) and it played a fundamental role affecting
the success of the entire report because of the IGBT delicacy.
12.2 Future works
Having the overall circuit working in the best way possible, the physical model in future can
be implemented with a more expensive and performing inverter reaching thus higher voltages
and increasing the reliability of the micropower plant. In addition, another project could take
into account the truthfulness of the here mentioned MATLAB/SIMULINK model, studying
up to what values of time constants this acts as a stable approach or viewing what range
of saturation parameters can maintain the simulation outside the unstable region. Another
future work would be represented by the connection of the several components here employed
to the real-life working conditions testing them and see how they behaves when a sudden or
gradual change might appear. Finally, an upgrade is to physically connect everything as in
the final simulation mentioned in section 7.8 and thus adding SEIG, rectifier and close loops
that bring more time constant, shortening the range where the system is considered stable.
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